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 Compared to Silicon metal–oxide–semiconductor field-effect transistors 
(MOSFETs), Gallium Nitride (GaN) devices have a significant reduction in gate charge, 
output capacitance, and zero reverse recovery charge, enabling higher switching 
frequency operation and efficient power conversion. GaN devices are gaining 
momentum in power electronic systems such as electric vehicle (EV) charging system, 
due to their promises to significantly enhance the power density and efficiency. In this 
dissertation, a GaN-based integrated onboard charger (OBC) and auxiliary power 
module (APM) is proposed for EVs to ensure high efficiency, high frequency, high 
power density, and capability of bidirectional operation.  
 The high switching frequency operation enabled by the GaN devices and the 
integration of OBC and APM bring many unique challenges, which are addressed in 
this dissertation. An important challenge is the optimal design of high-frequency 
magnetics for a high-frequency GaN-based power electronic interface. Another 
challenge is to achieve power flow management among three active ports while 
minimizing the circulating power. Furthermore, the impact of circuit layout parasitics 
 
 
could significantly deteriorate the system interface, due to the sensitivity of GaN device 
switching characteristics. 
 In this work, the aforementioned challenges have been addressed. First, a 
comprehensive analysis of the front-end AC-DC power factor correction stage is 
presented, covering a detailed magnetic modeling technique to address the high-
frequency magnetics challenge. Second, the modeling and control of a three-port DC-
DC converter, interfacing the AC-DC stage, high-voltage traction battery and low-
voltage battery, are discussed to address the power flow challenge. Advanced control 
methodologies are developed to realize power flow management while maintaining 
minimum circulating power and soft switching. Furthermore, a new three-winding 
high-frequency transformer design with improved power density and efficiency is 
achieved using a genetic-algorithm-based optimization approach. Finally, a GaN-based 
integrated charger prototype is developed to validate the proposed theoretical 
hypothesis. The experimental results showed that the GaN-based charging system has 
the capability of achieving simultaneous charging (G2B) of both HV and LV batteries 
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Chapter 1 : Introduction 
1. 1 Background 
1. 1. 1 GaN devices 
 The development of Wide Bandgap (WBG) devices, including Silicon  Carbide (SiC) and 
GaN, have promoted the implementation in the power electronic system. Compared to Silicon 
(Si) metal–oxide–semiconductor field-effect transistors (MOSFETs), WBG devices have a 
significant reduction in gate charge and output capacitance, enabling higher switching 
frequency operation and efficient power conversion [1]–[5]. Consequently, the power density 
of the converter system can be improved. As shown in Table 1-1, WBG devices have much 
higher electric breakdown fields than Si devices, which leads to increased voltage blocking 
capabilities [6]. Moreover, WBG devices have higher temperature operation capability due to 
higher bandgap energy, compared to Si devices [7].  
Table 1-1. Comparison of key properties of Silicon and WBG devices [8]. 
Items Si 4H-SiC GaN 
Bandgap (eV) 1.1 3.2 3.4 
Electron mobility (cm2V-1s-1) 1400 1000 1200 
Thermal conductivity (W cm-1K-1) 1.5 2.7 2.1 
Breakdown electric field (MV/cm) 0.3 2.2 3.3 
 
 In particular, GaN devices possess a superior relationship between breakdown voltage and 
on-resistance. In other words, for a given on-resistance and breakdown voltage, the die size of 




potential for improving the power density [9]. A more vivid way to visualize the performance 
of semiconductor devices is to plot the figure of merit, which is a combination of on-resistance 
and gate charge. As shown in Fig. 1-1, at least one order of magnitude improvement in specific 
figure-of-merit can be achieved for GaN devices over Si and SiC devices. Furthermore, GaN 
devices have zero reverse recovery charge due to the absence of the intrinsic body diode. 
Because of the extremely low gate charge and junction capacitance in GaN devices, the current 
and voltage transition intervals are shortened, and thus the switching loss is reduced.  
 
 Fig. 1-1. The comparison of figure-of-merit over Si, SiC, and GaN devices [10]–[12]. 
 The properties of the GaN devices make them appealing candidates for the power-dense 
applications, including consumer electronics, data center power supplies, and EV battery 
chargers. Fig. 1-2 demonstrates the long term GaN power device market evolution [13]. 
Following an initial small-volume adoption of GaN-based power supplies in AC/DC adapters, 
a broader acceptance of GaN devices is expected in the near future with the development of 




































market for GaN power devices would rise to $1.4 billion by 2030, with a significant 
improvement in the cost-competitiveness and reliability [14].   
 
 Fig. 1-2. Long term GaN power market evolution [13]. 
1. 1. 2 EV Charging System 
 With the growing interest in transportation electrification [15], electric vehicles (EVs) are 
gaining more attention and acceptance. It is predicted that 30% of the U.S. auto market share 
will be electric vehicles by 2030 [16]. For China and India, the number is 40% by 2030 [17]. 
As EVs become more widespread in the near future, it is critical to be prepared for the large 
energy concentration onboard.  
 One focus of current research in EVs involves the charging system. Conventionally, there 
are two independent charger units inside EVs. An onboard charger (OBC) is the power 
electronic interface between the power grid and the high voltage (HV) traction battery. The 
auxiliary power module (APM) is another separate power unit that charges the low voltage 
(LV) battery, which is utilized to supply auxiliary loads and consumer electronics onboard the 
vehicle. According to Society of Automotive Engineers (SAE) J1772 standard [18], OBCs can 























EVs can be charged at home overnight in a garage for Level 1 charging with a convenience 
outlet [19]. Level 2 charging is generally implemented as the primary method for both private 
and public facilities [20]. Traditionally, Level 2 OBCs have a power rating of 3.3kW with a 
typical weight of 6kg, a volume of 7L, and maximum efficiency of 93% [21], [22] using Silicon 
MOSFETs. The OBC power ratings are increasing, and 6.6kW, 11kW, and 22kW OBCs are 
becoming popular as a result of the increase in the battery capacity [23]. For instance, a 6.6kW 
OBC product was released by Currentways [24]; this OBC weighs 11kg, occupies 11L in 
volume, and has a peak efficiency of 90%. 
 The most prominent challenges for EV onboard chargers are volume, weight, and 
efficiency. A light and power-dense onboard charger would provide additional space for a high-
volume battery pack [25]. The use of GaN devices will accelerate the development of high 
power density, high-efficiency EV charging system. In [26], a 6.6 kW bi-directional onboard 
charger based on both SiC and GaN devices is developed. The power density of 2.3 kW/L and 
96% efficiency are reported. Furthermore, a 22kW OBC using GaN Systems’ power 
semiconductors is demonstrated in [27], which achieves a power density of 4kW/L and 96% 
efficiency. In [28], an indirect matrix converter-based EV battery charger is presented. It is 
reported that the peak efficiency is 97% at 7.2kW with the implementation of GaN devices.  
 






















 The typical EV charging system is shown in Fig. 1-3, where the OBC and APM are 
configured as separate charging interfaces. Many efforts have been made to improve the power 
density of the EV charging system by using integrated OBCs with associated functionalities 
[29]–[35]. In [36], an integrated onboard charger using Si devices is introduced. The OBC and 
APM are integrated through a three-winding transformer. However, there are many drawbacks 
in this design: (i) the implementation of Silicon devices, to keep a low and competitive cost, 
leads to low efficiency and low power density as a result of slow switching frequency operation; 
(ii) the control for the three-port converter is not optimized to reduce the circulating energy, 
due to the limitation of using only the two phase-shift variables; (iii) the three-winding 
transformer design has a large volume and the existence of inter- and intra-winding parasitic 
capacitances lead to distorted voltage/current waveforms and spikes. 
 In this dissertation, a GaN-based integrated charging system is proposed to address these 
issues, while achieving high power density and high efficiency. 
1. 1. 3 Challenges of GaN-Based System Design 
 Despite the aforementioned advantages of GaN devices, there are a few challenges raised 
by GaN devices in the integrated charging system, including sensitivity to circuit parasitics, 
complexity of high-frequency magnetic design, control problems for the integrated system, 
robust gate driver design to handle high switching speed, and soft switching technique [4], 
[37]–[40].  
(a) High-frequency magnetic design 
 Increasing the switching frequency brings additional challenges in terms of skin effect and 
proximity effect, which in turn would lead to the reduced effective cross-section area in the 
windings [41], and consequently significantly increases the conduction loss. At the high-
frequency operation, it is also desired to achieve the low parasitic capacitance to ensure that 




including the loss, inductance, and parasitics, becomes a necessity to achieve the optimal design 
of high-frequency magnetic components in GaN-based power converters.  
(b) Control challenges 
 Since a GaN device has a small package for the limited heat dissipation, good dynamic 
performance under high-frequency operation is of significance to relieve the hardware burden; 
in particular, there is a need for inrush current control during system start-up. Moreover, with 
the increased switching frequency, the switching losses of the MOSFETs will rise significantly. 
Therefore, soft switching under all the load conditions should be ensured as a part of the control 
target. Furthermore, in a GaN-based integrated charging system, power flow management 
among three active ports is required. This involves a detailed modeling problem to decouple 
three power loops and a comprehensive control strategy that considers both efficiency and 
voltage/power regulations. In other words, the circulating power needs to be minimized while 
ensuring soft switching transitions.  
(c) High-frequency gate driver 
 GaN devices have small gate charge and low junction capacitance, which can translate into 
high switching speed. Hence, 𝑑𝑣/𝑑𝑡 and 𝑑𝑖/𝑑𝑡 during the switching transitions are ~5 times 
higher than those of Si MOSFETs [42]. As a result, it brings many challenges in the gate loop 
design. The 𝑑𝑣/𝑑𝑡 is coupled through the parasitic capacitance between the switching node 
and the ground plane, which can lead to mis-trigger of the gate signals. The normal operation 
of the converter can be significantly affected. Moreover, the 𝑑𝑖/𝑑𝑡 introduces a voltage drop 
on the common source inductance, which is defined as the inductance shared by the power loop 
and the gate driver loop. This affects the turn-on and turn-off processes, and the ringing caused 
by the 𝑑𝑖/𝑑𝑡 contributes to the switching loss. Hence, a robust gate driver design with high 




1. 2 Objectives and Research Problems 
 The objective of this work is to propose a new design for an integrated charger using GaN 
devices, which enables simultaneous charging and satisfies all of the requirements of an 
integrated OBC and APM. The challenges raised by GaN devices are addressed, including the 
thermal management, high-frequency magnetic design, power loop and driver circuitry, and 
soft switching under all load conditions. Hence, the research concentrates on enhancing the 
power density of the AC-DC conversion unit and also, on improving the performance metrics 
including efficiency, dynamics, start-up, input power quality, and electromagnetic interference 
(EMI) over wide load ranges. The major contributions of this work are briefly summarized as 
follows:   
• A three-port GaN-based power electronic system design with one input and two 
outputs, capable of simultaneously charging of both HV and LV batteries while 
achieving tight regulation of output voltages. 
• A comprehensive control method to suppress the start-up inrush current at the input 
side. 
• Innovative control and modulation methodologies to minimize the circulating power 
using a hybrid phase shift-duty ratio modulation strategy for the triple-active-bridge-
based topologies. 
• A detailed analytical model for the boost inductor design considering the dynamic 
current ripple of GaN devices, to achieve an accurate prediction of inductor 
performance. 
• Optimal design of a high-frequency three-winding transformer,  considering the design 
space variables, i.e. core geometry and wire types, and the performance space variables, 




 The topology of the proposed single-phase charger system is shown in Fig. 1-4 (a). The 
single-phase system is composed of a bi-directional single-phase PFC rectifier and a triple 
active full-bridge (TAB) converter. The single-phase topology is proposed due to the following 
reasons: (i) it is modular and can be easily extended to any power level; (ii) it consists of a two-
stage topology, which reduces the control burden with a fixed DC link voltage; (iii) By using 
a phase-shifted structure, the maximum power transfer capability is achievable with reduced 
conduction loss and voltage/current stress on components. As shown in Fig. 1-4 (b), the 
proposed single-phase system is extended to a three-phase high-power system with three 
modular units. Due to various challenges raised during the project, we are first focusing on the 
design and development of a single-phase module, while a three-phase system could be 


































Fig. 1-4. The proposed GaN-based integrated EV charging systems: (a) a single-phase 
module; (b) a three-phase system. 
 The shim inductors in the DC-DC conversion stage play the role of transferring power and 
achieving soft-switching for the GaN switches inherently, which can be obtained through the 
leakage inductance control of the three-winding integrated transformer. It is the first GaN-
based integrated OBC capable of simultaneous charging of both HV and LV batteries from the 
grid while minimizing the circulating power. The integrated charging system also has the 
capabilities of grid to HV battery (G2H) charging, grid to LV battery (G2L) charging, HV 





















addresses many of the aforementioned challenges at a switching frequency of ~100kHz to 
investigate and develop some of the fundamental and basic required knowledge to extend the 
future designs of a 500kHz and consequently a 1MHz switching frequencies. 
 In this dissertation, to reduce the converter size and the magnetic component losses, a three-
winding integrated transformer is implemented. Detailed transformer modeling and loss 
analyses are conducted, and a transformer optimization problem is formulated, considering the 
design space variables, i.e. core geometry and wire types, and the performance space variables, 
i.e. efficiency, volume, and weight. Thus, two sets of transformer designs are developed, 
namely, a Litz-wire transformer and a planar transformer with the printed circuit board (PCB), 
which are shown in Fig. 1-5.  
 
       (a)              (b) 
Fig. 1-5. The integrated transformer configuration: (a) the Litz-wire based transformer; (b) 
the planar transformer. 
 The proposed GaN-based integrated charger is expected to be smaller in volume and lighter 
in weight compared to the previously investigated Silicon counterparts [36]. The reduced 
conduction and switching losses are achieved by using GaN devices, which demonstrate low 





















Tertiary winding is 




1. 3 Synopsis of the Dissertation 
 This dissertation presents the first GaN-based integrated onboard charging with the 
capability of simultaneous charging of both HV and LV batteries for EVs. 
 In Chapter 2, a comprehensive analysis of a single-phase totem-pole PFC rectifier is 
disclosed. First, a thorough review of single-phase PFC topologies is presented. Then totem-
pole PFC rectifier is selected as the front-end PFC stage. An integrated control strategy is 
proposed to resolve the zero-crossing distortion in a totem-pole PFC rectifier, and a soft 
transition-based algorithm with closed-loop control is developed considering the GaN 
switching characteristics, junction capacitor of GaN MOSFETs, abrupt duty ratio changes and 
digital delays. Furthermore, a start-up control to achieve the minimum inrush current is 
proposed to enhance the dynamic performance and relieve the hardware burden. Besides, a 
comprehensive design for differential mode (DM) filters is established to satisfy the required 
noise spectrum attenuation. Finally, in order to obtain an accurate estimation of the boost 
inductance and its losses, a dynamic ripple-based estimation method is proposed considering 
the variation of material permeability and ripple function. As the verification, the totem-pole 
PFC rectifier is built and tested. It is experimentally reported that at 2.8kW output power, the 
efficiency is 98.5% and the power factor is 0.995. In addition, the total harmonic distortion 
(THD) is reported below 1%. 
 In Chapter 3, a comprehensive design approach for a three-winding transformer is 
presented for both the Litz-wire and PCB-winding transformers. A systematic transformer loss 
model, including both core and winding losses, is investigated. Different winding 
configurations are discussed. In the planar transformer design, the primary and secondary 
windings are split unevenly in both side legs, with the aim of reducing the winding loss and 
sustaining the required leakage inductances. A modified transformer model is developed and 




the analytical model and simulations. Moreover, a comprehensive study on the parasitic 
capacitance is conducted, considering the trade-offs between the winding loss and the parasitic 
capacitance. Hence, a multi-objective optimization problem is formulated to optimize the 
integrated transformer design considering core geometry, losses, and inductances. Finally, the 
proposed transformer design is experimentally validated. 
 In Chapter 4, the design and control of a GaN-based three-port DC-DC converter are 
discussed. Two candidate DC-DC converter topologies are first investigated considering the 
design specifications, control flexibility and complexity. It is confirmed that TAB converter is 
the better topology candidate for the operation of simultaneous charging. Furthermore, the 
detailed modeling of a TAB converter is presented. The decoupled power circuits considering 
the phase shifts and duty ratios as control variables are developed. Based on the delta equivalent 
circuit model, an analytical model is established using the generalized harmonic approximation 
(GHA), which can fundamentally maintain high accuracy concerning different orders of 
harmonic components. The proposed model is verified by the experimental results. Moreover, 
two control algorithms are discussed: a circulating power-oriented control and a current-
oriented control. The first control algorithm is focused on the minimization of the circulating 
energy. The second control method is focused on the suppression of the winding current 
summation. All the winding current waveforms and their root mean square (RMS) values are 
predicted and computed from the GHA model. With a given range of all the control variables, 
an executive iteration is conducted to obtain the optimum solution minimizing the total RMS 
currents. Hence, a hybrid phase shift-duty ratio modulation strategy is synthesized to minimize 
the circulating power, while realizing the power flow management, and to achieve the soft 
switching of all switches. To validate the proposed system, an integrated onboard charger 
hardware is developed and tested. It is reported that the G2B mode peak efficiency is 95.8%, 




 Chapter 5 puts forward the conclusion of this dissertation and introduces the remaining 
research tasks to be completed, the design of a generalized multi-winding transformer, the 
quadruple-active-bridge (QAB) DC-DC converter, the MHz integrated onboard charger and 


























Chapter 2 : Single-Phase Boost PFC Rectifier 
 The proposed integrated OBC system in this dissertation is composed of a front-end AC-
DC PFC stage followed by a DC-DC three-port converter. Active PFC rectifiers are commonly 
implemented as the rectifier systems [43], [44], and can be divided into Boost-type PFC [45], 
[1], [46], Buck-type PFC [47], [48] and Buck-Boost PFC [49] converters. Buck-type PFCs 
inherently involve discontinuous input phase currents with a heavy EMI burden to shape the 
grid current [50]. Consequently, a large differential mode (DM) capacitor is often required to 
deal with the discontinuous ripple current. Therefore, Buck-type PFCs are not suitable for grid-
tied EV charger applications.  
 In other words, an AC-DC topology with continuous input current is a good candidate, as 
it improves the input power factor due to the less reactive power required by the DM capacitors. 
This makes a single-phase boost-derived PFC a suitable choice for active AC-DC conversion 
[51]. Moreover, the front-end boost-derived PFC stage can be implemented using different 
topologies with a different number of active devices. In a two-switch topology, the two 
switches in one phase leg are operated at high frequency while the diodes in another leg conduct 
during each half line cycle. Specifically, the dual-boost bridgeless PFC rectifier [52] is widely 
used in industrial products due to its low conduction loss and suppressed common-mode (CM) 
noise. In a four-switch topology, four switches in two legs are actively operated in the switching 
frequency, which is known as the single-phase H-bridge PFC rectifier [53]. However, the 
switching loss is significant due to all switches being active. Besides, four active switches cause 
higher EMI noise and fundamentally require a larger filter inductor as compared to the two-
switch topology.  
 In terms of topology, the totem-pole PFC rectifier eliminates the usage of a Schottky diode 
and requires only four switches and one inductor [1]. Two switches are operated with the 




totem-pole PFC draws attention for several reasons: (i) elimination of the front-end diode 
bridge, which results in a significant reduction of loss at high power; (ii) substantial suppression 
of the common mode noise compared to the conventional bridgeless PFC, where the neutral 
point fluctuates with the switching frequency [54]; (iii) simplification of the topology among 
the Boost-type bridgeless PFC rectifiers; and (iv) reduction of the switching loss by using one 
high-frequency leg and one line frequency leg, as shown in Fig. 2-1, compared to H bridge-
based PFC. By using the GaN devices, the switching frequency can be pushed to the ~100kHz 
range or even to MHz level. 
 
Fig. 2-1. Topology of a single-phase totem pole PFC rectifier. 
 In order to avoid voltage distortions of the grid arising from power supplies, a total 
harmonic distortion (THD) less than 5% and an input power factor (PF) greater than 0.99 are 
often required [43]. Detailed operation analyses and design specifications with several 
proposed control techniques for the performance improvement are discussed in the following 
sections. 
2. 1 Totem-Pole Bridgeless PFC Operation 
 The totem-pole PFC rectifier operates periodically in the positive and negative cycles of 
the single-phase AC input, and determines the current flow depending on how the high-
frequency MOSFETs are switched. 𝑆!~𝑆" are GaN MOSFETs with junction capacitors, and 













 In Fig. 2-2, there is one high-frequency leg and one line-frequency leg. The high-frequency 
GaN MOSFETs together with the inductor form a synchronous mode boost converter. During 
the positive half-cycle, 𝑆$ performs as the boost switch, which is driven with duty cycle 𝐷, and 
𝑆! is driven with a complementary control signal. Similarly, at the time 𝑆$ is switched with 
1 − 𝐷, 𝑆! is driven with duty cycle 𝐷. It is worth mentioning that the line frequency switch 𝑆" 
conducts continuously during the positive half-cycle. Because of the symmetry of topology, 
the commutation processes of the positive and negative half-cycles are similar, except that the 
roles of the top and bottom switches are swapped.  
 
   (a)         (b)       (c)      (d) 
Fig. 2-2. Operation modes: (a) Mode I: 𝑆$ is ON during positive half-cycle; (b) Mode II: 𝑆$ is 
OFF during positive half-cycle; (c) Mode III: 𝑆! is ON during negative half-cycle; (d) Mode 
IV: 𝑆! is OFF during negative half-cycle. 
 The boost inductor 𝐿#  plays the role of filter inductor for the input current, as well as 
boosting the input voltage while transferring power to the DC link side. In Mode I, the inductor 
is charged through the input current. In Mode II, the inductor energy is discharged to the output. 
The duty cycle 𝐷(𝑡) is changed along with the AC input to maintain unity power factor and 



































2. 2 Control of Totem-Pole Bridgeless PFC  
2. 2. 1 Current Loop 
 To regulate the input current and maintain the power factor close to 1, the inner current 
loop design is implemented. In this work, a continuous-current-mode (CCM) control strategy 
[55] is utilized for PFC current control, since the switching frequency is ~100kHz. The inductor 
current is sensed through the current sensor, which is placed away from the switching node to 
reduce the sampling noise.  
 Since it is a Boost-type PFC rectifier, the plant transfer function can be expressed as, 
𝐺(𝑠) = %!
&'"
  (2.1) 
 Using a PI controller 𝐶(𝑠) in the current loop, the control block is shown in Fig. 2-3. The 
closed-loop gain 𝐻(𝑠) can be derived as, 
 





  (2.2) 
where 𝑧 denotes the zero, 𝑧 = +#
+%




  (2.3) 
 The placement of the zero and the cut-off frequency is critical to the control loop design, 
which inherently determines the system steady-state and dynamic performance. As shown in 
Eq. (2.3), 𝜔/ is directly related to the integral term of the PI controller. If 𝜔/ is located at a 
very high frequency, the loop bandwidth would be high, and the input current shape will be 
distorted. Similarly, the zero cannot be placed at a very high frequency, or it will jeopardize 








cannot be filtered. In practice, 𝜔/ is placed around 1/10 of the switching frequency, and the 
zero of the current loop is then placed around 1/20 of the bandwidth frequency. 
 The feedforward control technique is applied to the current loop to improve the robustness 
of the system [56]. The basic idea is to obtain a “nominal duty ratio pattern” using feedback 
linearization to partially share the task of the controller. For the Boost-type PFC, the 
feedforward duty ratio signal is defined as [57], 
𝑑0 = 1 −
|%%&|
%!
  (2.4) 
  The average voltage across the switch over one switching cycle equals the rectified input 
voltage. The controller regulates the duty ratio around the nominal pattern to generate a 
sinusoidal input current. Given the low impedance of the boost inductor at line frequency, a 
small segment of the duty ratio will lead to enough voltage across the inductor to ensure the 
desired sinusoidal current shape. 
2. 2. 2 Voltage Loop 
 The DC link voltage loop is implemented to provide the power reference and can be utilized 
as the outer loop of PFC control. The power reference is multiplied by the AC line voltage and 
further divided by the square of its RMS value to give the instantaneous current reference 
command [58], as shown in Fig. 2-4. Note that the polarity detection is included in the AC line 
voltage sensing and computation, which determines the proper ON and OFF timing of the two 
line-frequency switches. 
 



























 The voltage loop cut-off frequency is set below the double line frequency to ensure low 
THD under steady-state operation. Moreover, the current sensing filter bandwidth should be 
higher than the current loop PI controller, such that the loop bandwidth is not affected by the 
filter. The bode plot of the control loop is shown in Fig. 2-5, where the discretization is 
considered. 
 
Fig. 2-5. The Bode plot of the plant and the controller. 
 To validate the dual-loop control method, a simulation has been conducted to examine the 
THD, voltage ripple, and power factor correction. The simulation shows that tight input current 
and output voltage regulation are achieved, where the power factor is maintained at a level 





Fig. 2-6. Simulation results for the PFC operation with 120V AC input voltage. 
2. 2. 3 Zero-Crossing Distortion and Soft Transition 
 The input current zero-crossing distortion is a common problem in the totem-pole PFC 
converter, which is caused by the nature of the circuit operation when high-frequency 
MOSFETs switch abruptly, and one line frequency MOSFET forms the reverse recovery 
current at the zero crossing of the line voltage [59]. At the zero-crossing point, the duty cycle 
of upper and lower switches in the high-frequency leg suddenly change between 0 and 1. Due 
to the switching characteristics of GaN devices, some current spike will be induced in the 
following switching period, which will not only degrade the power quality but also increase 
the loss on the inductor and switches. Furthermore, the junction capacitor of one line frequency 
switch is charged up to 𝑉2( , and needs the additional discharging time, which increases the 
distortion during the transition. Note that the digital delay caused by sensor circuitry and signal 
processing will also lead to the current spike and zero-crossing distortion [60]. 
 In order to resolve this issue, a soft-transition-based algorithm is developed considering the 
GaN device 𝑑𝑣/𝑑𝑡, the junction capacitor 𝐶3&& in high frequency GaN MOSFETs, and digital 
delays caused by the sensors and processor. The goal is to avoid abrupt changes in the duty 
ratio. Instead, the duty ratio needs to be adjusted gradually according to the current waveform. 
The duty ratio change around the zero crossing region is discretized and described as a function 
of, 
• 120 Vrms Input:
Voltage ripple: 3% 





∆𝐷 = 𝑓(𝑠𝑡, 𝐶3&&, 𝑑𝑣/𝑑𝑡)  (2.5) 
where 𝑠𝑡 represents the number of steps during the soft transition. The control diagram for the 
zero-crossing transition is shown in Fig. 2-7. 
 
Fig. 2-7. Control diagram for the zero-crossing transition in the totem-pole PFC rectifier. 
2. 2. 4 Start-Up Inrush Control 
 Smooth start-up to limit the inrush current is an important requirement in the development 
of active PFC rectifiers [61]. The inrush current by start-up resistors is set to the level, which 
the hardware can tolerate. A non-linear compensator is proposed to limit the inrush current and 
simultaneously minimize the start-up time for a three-phase Boost PFC [62]. Besides, an 
innovative start-up scheme is introduced for a three-phase isolated Boost PFC with an 
innovative topology configuration [63]. In addition to the aforementioned compensator design 
and topology innovation, a more practical and easy-to-execute start-up technique is proposed 
[64], where the PWM signal is multiplied with a linear ramp signal before it is applied to the 
PFC MOSFETs. Furthermore, a variable step-size control technique is proposed in [65] to limit 
the inrush current during the start-up procedure. The above-mentioned literatures are mainly 
focused on the start-up procedure of direct three-phase PFC rectifiers; however, the research 
for analyzing and improving the start-up procedure of the high-frequency totem-pole PFC, in 
a systematic fashion is currently absent.  
 In order to address the issues above and concerns with the start-up process in a high-
frequency totem-pole PFC rectifier, an algorithm to achieve minimized inrush current [61] is 



















start-up procedure of a single-phase totem pole PFC; and (ii) development of the desired start-
up technique by properly adjusting the timing instant of the PFC controller to achieve zero 
inrush current. It is mathematically proven that the inrush current can be made zero if the PFC 
action control is engaged at the negative-to-positive zero crossing of the input AC voltage. 
First inrush: After powering up the circuit, note that the active semiconductors are initially 
disabled, as the auxiliary power supply driving the control ICs requires start-up intervals. 
Therefore, the converter works as a passive diode bridge rectifier. In this mode of operation, 
the relay is off, and hence, the inrush current is limited by the ratio of the peak-to-peak input 
AC voltage to the parallel resistor of the relay. By proper selection of the protective resistor, 




  (2.6) 
Second inrush: At the instant when the relay turns on, and the paralleled resistor is bypassed, 
there is a transient in the input current. An equivalent circuit in this mode of operation is shown 
in Fig. 2-8, which assumes that the relay-ON event occurs during the positive half-cycle. 
Applying the KVL relationship at the node connected to the DC link capacitor and output load, 









= 𝑖 (2.7) 
 Substituting 8%!
8:
 in the derivative expression, the following equation is derived as, 







+ 𝑉3 (2.8) 
 𝑉3(𝑡) = 𝑒
/0
1"[𝐴𝑠𝑖𝑛(𝜔𝑡) + 𝐵𝑐𝑜𝑠(𝜔𝑡)] + 𝑉# (2.9) 
 Assume 𝑉3(𝑡 = 0;) = 𝑉! , note that 𝑖(0;) = 𝑖(0*) = 𝑖<  holds true with the continuous 













Fig. 2-8. The equivalent circuit after relay-ON. 
 On the other hand, the grid current at 𝑡 = 0* is expressed as follows, 




= 𝐶 T𝐴𝜔 − 7
'"
(𝑉! − 𝑉#)U +
%2
7
  (2.11) 










































Third inrush: The third inrush takes place during the transition from the uncontrolled diode 
rectifier to the actively controlled PFC. It is worth mentioning that the third inrush scenario 
must be controlled through proper timing of the PFC control signals, as it involves switching 
behaviors and cannot be passively resolved. It is observed that the output side of the inductor 
(point A) and source neutral point (point n) become duty-cycle-dependent, as shown in Fig. 2-9.  
 
Fig. 2-9. The equivalent circuit at steady-state PFC operation. 
 Consequently, the current flowing through the parallel branch of the capacitor and load 



























  (2.13) 
𝐷(𝑡) = 𝑘>𝑒(𝑡) + 𝑘9 ∫ 𝑒(𝜏)
:
< 𝑑𝜏  (2.14) 
where, 𝑒(𝑡) is the instantaneous error in the input current, which is expressed by 𝑒(𝑡) = 𝐺𝑉# −
𝑖!; and 𝐺 is the DC voltage controller output implying the equivalent input trans-conductance. 
The duty is generated by the current loop PI controller. Therefore, the expression for the duty 
cycle is shown as,  
𝐷(𝑡) = 𝑘>(𝐺𝑉# − 𝑖!) + 𝑘9 ∫ (𝐺𝑉# − 𝑖!(𝜏))
:
< 𝑑𝜏  (2.15) 
 Further simplify the expression with some defined coefficients, 
𝐷(𝑡) = 𝐴?𝑖! + 𝐵? ∫ 𝑖!(𝜏)
:
< 𝑑𝜏 + 𝑌  (2.16) 
where 𝐴? = −𝑘>; 𝐵? = −𝑘9; 	𝑌 = 𝑘>𝐺𝑉90 + 𝑘9𝐺 ∫ 𝑉90(𝜏)
:
< 𝑑𝜏 . The general solution of the 










+ 𝑖! − 1S𝑑𝑡  (2.17) 
 Due to the diode bridge operation, the input current will be held at zero for a significant 
portion of the line cycle. Assuming the control is turned on while 𝑖! = 0, ‘𝑦’ simply equates to 
𝑉#. Assuming the peak current occurs at 𝑡 = 𝑡∗, 
892
8:
= 0 holds at the current peak value. Since 
obtaining a deterministic expression for 𝑖!  through a particular integral solution would be 
challenging, the variation of the input current is determined using the initial and final values of 
‘𝑦’. Therefore, the general expression of the input current 𝑖! can be formulated as, 
𝑖! = 𝐺𝑉#[1 − 𝑒
;560"6 sin	(GD6#6 𝑡 + 𝜑)]  (2.18) 
 If the control is applied during the transient from positive to negative half-cycle, the 
maximum input current 𝑖!,456! will be given by the following expression, which can be as 
large as 2𝐺𝑉90,   
𝑖!,456! = 𝐺𝑉#[1 + 𝑒;D6:




 On the other hand, if the control is applied near the zero crossing from negative to positive 
half-cycle, the peak input current can be 𝑖!,456$, whose maximum value is 𝐺𝑉#, 
𝑖!,456$ = 𝐺𝑉#[1 − 𝑒;D6:
∗/#6]  (2.20) 
 In order to accurately determine the peak input current value and its corresponding time 
instant, it is necessary to solve for 892
8:
= 0. The solution is given by,  
𝑡𝑎𝑛 _GD6#6 𝑡
∗ + 𝜑` = GD6#6  (2.21) 
which implies 𝑡∗ = G#6D6 [𝑡𝑎𝑛
;! _GD6#6` − 𝜑] . Although the circuit operation and the 
implementation of the control algorithm are symmetric at the two zero crossings from positive-
to-negative and negative-to-positive half-cycles, the inrush transient dynamics after enabling 
the control are not symmetric at the two zero crossings.  
 The control block diagram is shown in Fig. 2-10, describing the proposed start-up inrush 
current control. Due to the reduced peak current, the PFC control loop is performed during the 
zero crossing from negative to positive half-cycle. The trigger signal is enabled when the 
negative to positive zero crossing of the input AC voltage occurs. This process involves the 
zero-crossing detection and polarity detection, which can be achieved through sensing the input 
voltage using a second-order generalized integrator (SOGI)-based phase locked loop (PLL) and 
low pass filter.  
 

























2. 3 EMI Filters 
 The PWM-based PFC operation is engaged to retain a high power factor, which inherently 
results in certain amounts of high-frequency noise. Also, the high-frequency switching 
harmonics and the parasitic capacitors and inductors lead to the electromagnetic interference 
(EMI), which degrades the input power quality and pollutes the grid. Therefore, EMI filters are 
employed to attenuate the noise and comply with the relevant EMI standard, depending on the 
particular application. For EV charger applications, CISPR/B (also known as FCC Class B) 
specifies the minimum interference requirement for industrial equipment, power lines and 
electric tractions [66]. A proper design of EMI filters is essential to ensure the desired volume, 
efficiency, stability, and manufacturability of the converter.  
 EMI can be divided into two categories: (1) radiated noise; and (2) conducted noise [67]. 
In this work, the radiated EMI spectrum, ranging from 30 MHz to 1 GHz, is excluded; the 
conducted EMI noise, ranging from 150 kHz to 30 MHz, is considered. The conducted noise 
can occur via two modes of emissions: differential mode (DM) and common mode (CM). In 
Boost PFC rectifiers, DM noise is commonly caused by the current ripple and magnetic 
coupling [68], [69], whereas CM noise arises primarily due to the parasitic capacitances (i.e., 
between heat sink and switches), and interleaving capacitances in the magnetic components. In 
this section, DM noise will be modeled, and the corresponding DM filter will be designed with 
the help of the proposed dynamic ripple-based estimation method. As verification, the 
simulation results are given to validate the proposed EMI filter design. 
2. 3. 1 DM Filter Modeling 
 The selection of DM cut-off frequency is critical in the design process. In practice, a 
feasible approximation to initiate the design would be around 1/15th to 1/10th of the switching 
frequency [70], considering the trade-off between high-frequency noise damping and EMI peak 




Fig. 2-11. As shown in the figure, the filter design also accounts for the presence of the boost 
inductor and the noise measurement equipment: a line impedance stabilization network (LISN). 
Note that the total impedance seen into the EMI filters needs to be much larger than the 
impedance offered by the LISN in order for the DM noise to be measured. The LISN is 
illustrated by its simplified circuit, where 𝑉039&G represents the measured noise through a 50Ω 
measuring resistor 𝑅'HIJ. 
 
Fig. 2-11. The equivalent circuit of the DM filters with the PFC rectifier and LISN. 
 Considering the nonideality of the CM chokes, the effective DM inductance 𝐿! per stage 
can be expressed as the sum of leakage inductance 𝐿(K!-,)8 and DM choke inductance 𝐿2K!. 
Similarly, the effective DM inductance can be obtained as 𝐿$ = 𝐿(K$-,)8 + 𝐿2K$. Therefore, 








 Given the specified EMI standard (CISPR/B) [71], the required attenuation can be 
presented as, 
𝐴𝑡𝑡𝑒𝑛𝑢𝑎𝑡𝑖𝑜𝑛2K = 𝑣2K(𝑓&) + 𝑚𝑎𝑟𝑔𝑖𝑛 − 𝑙𝑖𝑚𝑖𝑡   (2.23) 
 A proper selection of 𝐿𝐶 values is obtained by considering the cut-off frequency, volume 
and attenuation performance ( 𝐿! = 𝐿$ = 50𝜇𝐻, 𝐶! = 𝐶$ = 2𝜇𝐹 ). Furthermore, damping 
resistors 𝑅8 connecting in parallel with DM inductors are utilized to achieve a high-Q peak 
















the inductor branch in the first peak frequency (210kHz). Thus, an 𝑅𝐿 branch is formed by the 




   (2.24) 
 Note that the selection of the damping resistors would significantly affects the high-
frequency noise attenuation. If a lower value is selected, the 𝑅𝐿  branch will appear to be 
resistive at a lower frequency, resulting in poorer attenuation and inducing more power loss. In 
this design, the damping resistors are selected as 100Ω. Thus, the DM filter frequency response 
in terms of magnitude is shown in Fig. 2-12. It is observed that at the first spectrum peak 
(210kHz), the desired filters offer a good noise attenuation of 110 dB. 
 
Fig. 2-12. DM filters frequency response attenuation. 
 By considering the inductance variation and current ripple function over the line cycle 
𝐼O9>>PG(𝑡, 𝐿#), the corresponding DM filter design can be confirmed under the worst-case 
scenario. In fact, the boost inductance and the current ripple can be optimized with the EMI 
filter stage, which constitutes a multi-objective optimization problem with the following cost 
function, 







  (2.25) 
where 𝑁SKH  represents the number of EMI stages required. 𝑉SKH  is the total volume of the 
boost inductors and EMI filters, which is given by, 
Frequency (kHz)







𝑉CDE = 𝑓FD,HIJ(𝐶, 𝑉) + 𝑓FD,KLM)𝐿, 𝐼NKJJOP, + 𝑓QD,HIJ&KLM(𝐶, 𝐿) + 𝑓STTUV,KLM)𝐿, 𝐼NKJJOP , 𝜔H,  (2.26) 
 The volume estimation for the boost inductor is based on the current loop bandwidth and 
current ripple requirement, which can be minimized to achieve a compact design while 
maintaining a good cooling solution. 
2. 3. 2 Simulation Verification 
 The EMI spectrum is examined through a simulation using the fast Fourier transform (FFT). 
Since this design is concerned with the DM filters, the focus of the frequency range will be 
below 5MHz, where DM noise dominates the EMI spectrum. The PFC rectifier used in the 
simulation has been discussed in the last section. The noise measured in the simulation at the 
LISN resistor, along with the FCC Class B standard, is given in Fig. 2-13. 
 
Fig. 2-13. Simulated EMI spectrum at the LISN without any filters. 
 For comparison, Fig. 2-14 shows the EMI spectrum with the DM filter stage. It is observed 
that the first several peaks are under good suppression and the high-frequency attenuation 
conforms to the required limit. 













Fig. 2-14. Simulated EMI spectrum at the LISN with DM filters. 
2. 4 Improved Dynamic Ripple-Based Inductor Design 
 To realize the benefits of GaN devices, the optimal design of the high-frequency magnetic 
components becomes a necessity. Particularly, the input current switching ripples flowing 
through GaN devices affect the performance of the boost inductor. Some research has been 
conducted to develop the accurate loss and behavior model for the PFC rectifiers. In [72], a 
detailed analytical model for the Boost PFC rectifier was proposed, and backed up by the 
experimental results. However, this work did not consider the influence of the inductance 
variation on the current ripple, which degrades the accuracy of the loss breakdown. In fact, the 
permeability of the magnetic material is partially affected by the inductor current rating [73]. 
As a result, the inductance value varies over the line cycle, which leads to deviations from the 
value calculated under the assumption of an ideal inductor. The work in [74] considered the 
non-ideality, variation of the PFC inductance value, and its influence on the input current ripple. 
A loss estimation model was proposed based on this premise, and comparisons were made to 
validate the accuracy of the proposed model. However, the current ripple tracking methodology 
is limited to the continuous current mode (CCM) operation because the current ripple is 
averaged over one switching cycle. Moreover, since there is one sampling value over the 














switching cycle, the high-frequency current ripple is ignored. The resulting error can be 
significant, depending on the current rating and the material characteristics. 
 In this section, an improved modeling and loss estimation method for the PFC inductor is 
proposed. Compared to [74], two current sampling values are calculated over the switching 
cycle, such that both switching frequency and line frequency ripples are included. Thus, a 
realistic cycle-by-cycle current ripple tracking technique is synthesized with the dynamic 
inductance function to improve the accuracy, considering the operation temperature, current 
rating, and flux density. Moreover, due to the improved ripple tracking method, the proposed 
loss estimation model is no longer restricted to the CCM operation PFC rectifiers, but can be 
applied to the critical current mode (CRM) and discontinuous current mode (DCM) as well. 
2. 4. 1 Current Ripple Analysis 
 The boost inductor needs to be carefully designed, considering the weight, volume, 
efficiency, flux variation, and current ripple requirement. It is also related to the current loop 
bandwidth in the PFC control. In order to pursue an accurate estimation of the inductance and 
the corresponding loss, a dynamic inductance model is established by considering the current 
ripple over one switching cycle.  
 In terms of the shape, the toroid core is commonly used because of its small size and 
manufacturability. On the other hand, High Flux material [73] is selected due to its highest 
biasing capability of all powder core materials. This material has a high saturation flux density 
(1.5𝑇) and relatively low loss characteristics, making it suitable for high-power high-frequency 
applications. Based on the project specifications, the boost inductor current can be calculated. 
The current ripple is required to be within 10% of RMS magnitude of the inductor current 𝐼4, 











where 𝐿# represents the boost inductance, 𝑓& is the switching frequency, and 𝑉2(  is denoted as 
the DC output voltage of the Boost PFC rectifier. |∆𝑖'| is defined as half of the difference 
between adjacent peak and bottom currents. Eq. (2.27) is formed from the averaged ripple 
perspective to achieve the initially desired inductance. Depending on the ratio between the 
magnitude of the input voltage 𝑉904 and the DC output voltage, the maximum current ripple 















  (2.28) 
 The first case happens when %%&(
%94
≥ 0.5, which means that the maximum current ripple is 
achieved within one quarter line cycle. The second case takes place when the input voltage is 
smaller than the half of the output voltage, and the maximum current ripple is achieved in the 
𝜋/2 and  3𝜋/2 of each line cycle. Moreover, the current ripple varies along with the sinusoidal 
input current, which unavoidably affects the material permeability and flux density, as shown 
below. As the duty cycle 𝐷(𝑡) is a constant in each half switching cycle, the inductor current 
function can be computed using the sampling rate 2𝑓&. The modeling diagram is shown in Fig. 
2-15 (b). 
                      







































Fig. 2-15. (a) Inductor ripple over one switching cycle; (b) Dynamic ripple-based estimation 
flowchart. 
 As can be seen in the figure, the current ripple ∆𝑖' rises and falls during each switching 








  (2.29) 
𝐷(𝑡) = !
!; ?94?%&(0)
  (2.30) 
where 𝐿#(𝑡) is the time-varied inductance function. Hence, the dynamic inductor current with 
the ripple consideration is given by, 
𝐼#(𝑡) = 𝐼4sin(2𝜋𝑓P𝑡) + ∆𝑖'(𝑡)  (2.31) 
where 𝑓P denotes the line frequency. With the predicted real-time current waveform, both the 
core loss and winding loss can be calculated accurately using the sum of the losses in each 
switching cycle.  
2. 4. 2 Inductance Variation 
 Note that flux density has both line frequency and switching frequency terms, which could 
potentially lead to loss increase, permeability and inductance variation due to the switching 





  (2.32) 
where 𝐴G: is the cross-sectional area of the toroid core and 𝑛:3O398 is denoted as the number of 
turns. However, this expression fails to consider both the material permeability change and the 
excitation variation. A dynamic permeability estimation technique is proposed using the fit 




flux density function can be calculated considering the time variations of 𝐵456(𝑡) and 𝐵490(𝑡) 
over different switching cycles, which are determined by the current levels at the moment of 
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where 𝑙G is the magnetic path of the toroid core. 𝑎!, 𝑏!, 𝑐!, 𝑑!, 𝑒!, 𝑓!, 𝑎<, 𝑏<, 𝑐<, 𝑎$, 𝑏$, and 𝑐$ 
are denoted as the magnetic material coefficients from the datasheet. 𝑇 is the temperature of 




y  (2.34) 
 The inductor current discretization leads to two sets of sampling data: the maximum current 
and the minimum current values in each switching cycle. Correspondingly, the inductance and 
the flux density discretization are obtained with two sets of data, where the dataset length is 
determined by the ratio between the switching frequency and the line frequency. It is worth 
mentioning that the flux density datasets can be re-configured into two sets using the averaging 
model: the line frequency set and the switching frequency set. In Fig. 2-16, the inductor current 
waveforms, inductance, and flux density variations are obtained using the dynamic ripple-
based estimation. In this computation example, the core is selected as 0058725A2 High Flux 
with 40 turns of AWG#14 Litz wire. The initial static inductance is taken to be 300 𝜇𝐻 , 
assuming %%&(
%94
≥ 0.5.   
 As seen in Fig. 2-16, the inductance variation trajectory moves across the desired static 
inductance with the double line frequency, which confirms the functionality of the proper 
inductor design. It is observed that the dynamic inductance difference can be up to 23% of the 
static value, which is helpful in defining a reasonable allowance in the design phase. 




computed waveforms. Note that the waveform envelopes are formed by the maximum and 
minimum flux density values, as shown in blue and red in Fig. 2-16 (c). 
 
    (a)            (b)              (c) 
Fig. 2-16. The computed variations over one line cycle from the proposed algorithm: (a) the 
inductor current waveform comparisons between with ripple and without ripple; (b) the 
inductance variation; (c) the high-frequency flux density 𝐵Q9RQ variation. 
 It is worth mentioning that the proposed model is applicable to the cases where there is no 
air gap inside the inductor core, regardless of the PFC operation modes (CCM, DCM, or CRM). 
For the CRM operation, the additional design variable, the switching frequency, can be 
incorporated into the proposed model, which can be useful in the CRM PFC design and loss 
breakdown. 
2. 4. 3 Loss Breakdown 
 The realistic inductor model can be utilized to better estimate power loss and examine the 
required inductance value. The total core loss in the inductor can be divided into the line 
frequency and switching frequency components, based on the computed flux density datasets. 
The core loss density is a function of maximum AC flux swing, effective volume, and operating 
frequency. The empirical coefficients (𝐴, 𝛼, 𝛽) and effective core volume can be obtained from 
core loss charts, datasheets and the curve fit loss equation. Thus, the core loss is expressed as, 








where, 𝑉:3O is the effective volume of the toroid core. 𝐴, 𝛼, and 𝛽 are the empirical coefficients 
provided by the core manufactures. The switching frequency component is a summation of 
losses over all the switching cycles in one line period. The high frequency flux density 
difference ∆𝐵Q9RQ  at the 𝑘:Qswitching cycle is expressed in the following equation, which is 
the magnitude of the switching frequency flux density function over one switching cycle.   
∆𝐵Q9RQ,Z = 𝐵456,Z0B − 𝐵490,Z0B  (2.36) 
where 𝐵456,Z0B and 𝐵490,Z0B are denoted as the 𝑘
:Q switching cycle maximum and minimum 
flux density caused by the switching operation in one line cycle. Furthermore, the winding loss 
can be calculated considering the current ripple. Similarly, the winding loss is divided into two 
components: DC loss and AC ripple loss, which is expressed as, 
𝑅_90890R = 𝐼O4&$ 𝑅2( + 	< 𝐼O9>>PG$ > 𝑅#(   (2.37) 
where < 𝐼O9>>PG$ > is the average value of the ripples. 𝑅#(  is obtained using the simplified 1-D 




𝑅2(   (2.38) 
where 𝑁 is the number of turns, 𝑛& is the number of strands in the Litz wire, 𝑑/ is the diameter 
of a single strand, 𝜌/ is the resistivity of the copper, and 𝑏/ is the breadth of the core. Compared 
to the conventional loss estimation for a toroid core-based inductor, the proposed method is 
more accurate as it involves the dynamic computation of the current ripple, the high frequency 
and line frequency difference, and the corresponding variations in the magnetic materials. 
 Therefore, a comprehensive inductor loss estimation algorithm is proposed using the 
predicted real-time current waveforms and material properties. The duty cycle function is 
computed from the feedback loop. The current reference 𝐼OGW is compared with the estimated 




2. 4. 4 Simulation Verification 
 The simulation verification is conducted to examine the accuracy of the ripple estimation. 
Note that the zero crossing distortion, which was not considered in the computation model, is 
observed in the simulation. However, the simulation results and the theoretical estimations are 
in good agreement, displaying a 10% of current ripple error, as shown in the following figure. 
Note that this error could arise from the constant inductance in the simulation. 
      
     (a)             (b)   
 
                  (c) 
Fig. 2-17. Comparison of the current waveforms in the PSIM simulation result and the 
prediction: (a) the simulated inductor waveform; (b) the predicted inductor waveform; (c) 

























2. 5 Design Details  
 The totem-pole PFC rectifier requires one boost inductor, one set of DC link capacitors and 
four GaN MOSFETs. Apart from the power stage components, a set of three sensors (one for 
line voltages, one for line current, one for DC link voltage) along with the sensing circuits is 
required. The converter specifications are listed in Table 2-1. The minimum DC link voltage 
needs to be greater than the line-line peak voltage corresponding to maximum AC input voltage, 
which is fundamentally required by the Boost-type PFC rectifier. In this design, the DC link 
voltage is selected as 400V, considering cost-effectiveness, efficiency and flat gain 
characteristics in the DC-DC stage. 
Table 2-1. The PFC stage design specifications. 
Items Specifications 
Input 
Line frequency: 50~60Hz 
Single-phase voltage source; 85~265Vrms  
Output DC link voltage: 400V 
Nominal power 3.7kW (at 240Vrms input) 
Operation modes G2V and V2G 
Topology Totem-pole PFC, CCM 
Efficiency >98% 
  
 The DC link capacitor needs to be large enough to suppress the line-frequency voltage 
ripple. On the other hand, the capacitor needs to store enough energy to maintain a minimum 
DC link voltage value over the hold-up time (i.e., 10ms). Assume the output voltage and current 
waveforms are in phase. Thus, the capacitance value can be expressed concerning the ripple 











  (2.39) 
 Therefore, the desired DC link capacitor value is calculated as ~1000µF. In this work, two 
1000μF/350V aluminum capacitors are connected in series to meet the maximum voltage 
requirement. Two groups of the series-connected capacitor branch are connected in parallel to 
achieve the desired value. 
 Considering the trade-off among the power loss, cost-effectiveness, operation performance 
(di/dt, dv/dt), and footprint size, the GaN Systems GS66516T is selected for the high frequency 
and line frequency switches; this device has a top cooling pad feature for the heat dissipation. 
A complete list of the components selected for the PFC stage, with the brief specifications, is 
given in Table 2-2. 
Table 2-2. Summary of the component selection in the PFC stage. 
Component Part No. Quantity Remarks 
Fast MOSFET GS66516T 2 High-frequency switch 
Slow MOSFET GS66516T 2 Line-frequency switch 
DC link capacitor LLS2V102MELC 4 PFC output capacitor 
Current sensor IC ACS780LLRTR 1 Hall-based IC 
Zener diode 1SMA12AT3G 6 
Protection from voltage 
surge 
Chip inductor MLP2012SR82T 10 820nH; filtering purpose 
Toroid core 0058725A2 1 Inductor core 
 Power losses in the PFC stage are mainly composed of boost inductor loss (magnetic core 




switching and conduction loss in MOSFETs. In this work, the loss breakdown is conducted at 
full power rating.  
2. 5. 1 DC Link Capacitor Loss  
 It is clear that instantaneous input power varies between 0 and 𝑉90𝐼90with twice the line 
cycle frequency i.e. 120 Hz. Thus, the output current ripple, which can be derived from the 
power balance equation, also has twice the line cycle frequency. The output ripple in the DC 
output side essentially leads to the capacitor loss, which is determined by the RMS value of the 
ripple current through the DC link capacitor and the ESR of the capacitor. It can be expressed 
as follows, 





𝑐𝑜𝑠(2𝜔P90G𝑡)  (2.40) 
𝑃SI7 = 𝐼O9>>PG,7KI$ ∙ 𝐸𝑆𝑅 =
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= 2𝜋𝑓𝐶 × 𝐸𝑆𝑅	 (2.42) 
 Therefore, the total capacitor loss and its related specifications are listed in Table 2-3.  
Table 2-3. DC link capacitor specification. 
Part No. LLS2V102MELC 
Tan 𝛿  0.15 
ESR (Ω) 0.2 
𝑃/5> (W) 13.8 
 
 A detailed comparison between the film capacitors and the aluminum capacitors is 




much more volume but negligible efficiency improvement. Thus, the aluminum capacitors are 
utilized in this system. 
Table 2-4. Detailed comparison between the film capacitors and the aluminum capacitors. 
Part No. LLS2V102MELC DCP4I061509JD4KSSD 
Number per set 4 6 





Volume (cm3) 245 1000 
Estimated loss (W) 13.8 
2.1 (0.28% efficiency 
improvement) 
2. 5. 2 Semiconductor Loss 
 The conduction loss 𝑃/308 can be obtained from the RMS value of the inductor current 
based on the dynamic ripple-based current estimation. Note that for each operation modes, only 
one fast MOSFET and one slow MSOFET are conducting. The conduction loss is given by the 
following formula, where the ON resistance 𝑅8&_30 is estimated from the datasheet, 
𝑃/308 = 𝐼7KI$𝑅8&_30  (2.43) 
 The total conduction loss is calculated to be 22W. For the switching loss, since the 
converter operates in CCM, both turn-on and turn-off losses of two fast switches need to be 
considered. It is worth noting that the rising time 𝑡O and fall time 𝑡W of the MOSFET need to 
be recalculated based on the testing environment; they cannot be taken directly from the 
datasheet [77]. For the turn-on process of the GaN MOSFET, the relationship between 𝑉8&, 𝑉R& 





Fig. 2-18. The relationship between 𝑉8&, 𝑉R& and 𝐼8 during the turn-on process. 
 Apart from the rising time during the turn-on process, there is an additional time interval 
𝑡OW  for the discharging of the output capacitor from 𝑉2(  to 0. Considering the parasitic 
capacitors of the MOSFET, 𝑡O and 𝑡OW can be represented as, 
𝑡O = 𝐶90𝑅R𝑙𝑛 _
%F;%0B
%F;%#-




where 𝐶90  is the input capacitor of the switch; 𝑅R  is the gate resistance; 𝑉>P  represents the 
Miller plateau voltage and 𝑉:Q is the threshold voltage. Similarly, the fall time 𝑡W and the extra 
time interval 𝑡WO for the charging output capacitor can be expressed as, 
𝑡W = 𝐶90𝑅R𝑙𝑛 R
%#-
%0B




 Apart from the rising and falling times, the power loss caused by the output capacitor needs 
to be considered. The switching loss per fast switch can be expressed as, 
𝑃&_ = 0.5𝐼8𝑉2(𝑓&i𝑡O + 𝑡OW + 𝑡W + 𝑡WOk + 0.5𝐶3&&𝑉8&$𝑓&  (2.46) 
 Therefore, the total switching loss is calculated to be 20W. The loss breakdown at the peak 













Fig. 2-19. Loss breakdown for the PFC stage. 
2. 5. 3 Robust Gate Driver 
 GaN devices have the small gate charge and low junction capacitance, which can translate 
into high switching speed. This brings many challenges in the gate loop design. The 𝑑𝑣/𝑑𝑡 is 
coupled through the parasitic capacitance between the switching node and the ground plane, 
which can lead to mis-trigger of the gate signals. Moreover, the 𝑑𝑖/𝑑𝑡 introduces the voltage 
drop on the common source inductance, which affects the turn-on and turn-off processes. These 
factors can significantly affect the normal operation of the converter. Hence, a robust gate 
driver design with high noise immunity is essential in a GaN-based charging system.  
 A +6/-3 V gate control voltage logic is selected, as shown in Fig. 2-20. The -3 V gate 
voltage is established by the  Zener diode, which reduces the false triggering at the gate terminal. 
The gate loop routing is placed with the minimum distance, such that the induced parasitic 
inductance can be suppressed.  For the gate drive return at the bottom side, the creation of a 
Kelvin connection to the source is recommended [78]. Lower risk of cross-conduction and gate 






Fig. 2-20. The gate driver schematic. 
2. 6 Experimental Verification  
2. 6. 1 Minimum Inrush Current 
 In order to validate the proposed start-up algorithm for minimizing the inrush current in 
the 100kHz PFC rectifier, a laboratory prototype is built and tested. The control algorithm is 
digitally implemented in the TI Digital Signal Processor (DSP).  
 The PFC converter waveforms at 100kHz switching frequency are shown in Fig. 2-18, 
which indicates an efficiency of 98%, input current THD of 4.7% and power factor of 0.996 
during steady-state operation. The start-up waveforms of the PFC are shown in Fig. 2-21 (a) 
and Fig. 2-21 (b). At a rated power (1.5kW) operation, the first inrush occurring during the 
turn-on of uncontrolled diode bridge circuit is limited to 8A; this is determined by the input 
AC voltage, output capacitor and load resistance. The most significant inrush (i.e. the third 
inrush) occurring during the turn-on of control is non-existent while the transient happens near 




demonstrates a higher start-up current of 40A, if the transition is made at crossing from positive 
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Fig. 2-21. The experimental waveforms: (a) PFC start-up waveform at 1.5kW load, Vin=120V 
60Hz AC RMS, VDC(ref)=400V; (b) the transition of the converter from uncontrolled to 
controlled PFC action during negative to positive zero crossing; (c) PFC start-up waveform 
while the PFC control is engaged during positive to negative zero crossing of input voltage; 
the inrush current goes as high as 40A. 
 In the overall event sequence of the PFC start-up, the maximum current inrush can 
potentially occur during the transition of converter operation from passive diode-bridge to 
actively controlled PFC stage. By properly adjusting the time at which the PFC controller is 
engaged in the start-up process, the inrush current can be made zero. The proposed approach 
is verified in the experiment, which exhibits a power factor >0.996 in the steady state and 100 
ms start-up time with zero inrush current during the transition to PFC operation.    
2. 6. 2 Zero-Crossing Current Spike Mitigation 
 The soft-transition-based algorithm is implemented in the controller, considering the 
switching characteristics of the GaN device, the junction capacitor of MOSFETs 𝐶3&& in high 
frequency GaN MOSFETs, and digital delays. Since GaN devices are utilized in the system, 









the reverse-recovery current of the switch is close to zero. The duty ratio needs to be adjusted 
gradually according to the current waveform. The following figures show the comparison 
between the PFC steady-state waveforms with and without the soft transition implementation. 
It can be seen from Fig. 2-22 that the zero-crossing current spike is fully eliminated with the 
implementation of the soft transition technique. 
    
         (a)            (b) 
Fig. 2-22. The experimental waveforms regarding the zero-crossing current distortion: (a) the 
PFC controller without soft transition algorithm; (b) the PFC controller with soft transition 
algorithm. 
2. 6. 3 Steady-State Operation 
 First, the dual-pulse-test (DPT) is performed to verify the switching performance of the 
GaN device. Two pulses have the ON time of 16𝜇𝑠 and 5𝜇𝑠, respectively, such that the turn-
on and turn-off characteristics can be captured. It is observed that the overshoot voltage can be 
up to 440V with the 400VDC input and 15A turn-on current, which is acceptable for a 650V 
device. Moreover, the turn-on speed of the GaN device is measured as 80V/ns. Thus, the gate 
driver exhibits good noise immunity. As shown in the Fig. 2-23, the overshoot voltage is 
suppressed and there is low ringing during the switching intervals, which validates the 
hardware design of the gate loop and power loop. 
800W PFC operation with some 
zero-crossing current spike






Fig. 2-23. The DPT waveforms for the PFC GaN switch. 
 The steady-state PFC operation waveforms are illustrated in Fig. 2-24. The four-channel 
power analyzer PA3000 from Tektronix is utilized for the data acquisition. At 2.8kW output 
power, the efficiency is measured as 98.5% and the power factor is 0.995. In addition, the total 
harmonic distortion (THD) is below 1%. It is confirmed that the control loop is well designed. 
 
Fig. 2-24. The steady-state PFC operation waveforms at 2.8kW output power in G2V mode. 
The input voltage is 240V AC. 
2.8kW PFC operation waveforms
Mid DC link voltageDC link voltage




 As shown in the figure, the zero-crossing current distortion is minimized using the soft 
transition technique. The double line frequency DC voltage ripple is observed in the figure, 
where the amplitude is in good agreement with the predicted values (within 5%). Moreover, 
the inverter operation of the totem-pole PFC rectifier is verified experimentally. As can be seen 
from Fig. 2-25, the V2G mode is tested at 2kW. In this case, the peak efficiency is 98.4%. The 
measured efficiency curves and the power factor are shown in Fig. 2-26. Note that higher 
efficiency is achieved with the 240V AC input voltage. 
 








Fig. 2-26. The measured efficiency curves for different line voltages. 
2. 7 Summary  
 This chapter introduces the operation modes and control of a GaN-based totem-pole PFC 
rectifier. An integrated control strategy to resolve the zero-crossing distortion is proposed and 
analyzed. This strategy involves a soft transition-based algorithm with the closed-loop control, 
which considers the switch characteristics, junction capacitors, abrupt duty ratio changes in 
high-frequency MOSFETs, and digital delays. To validate the proposed integrated control 
method, a simulation has been conducted to examine the THD, voltage ripple and power factor 
correction. It is observed that tight input current and output voltage regulations are achieved, 
with the power factor maintained at a level greater than 0.99 and the THD lower than 5%. 
Furthermore, a start-up control to obtain the minimum inrush current is proposed in this work. 
It is mathematically proved that the inrush current can be made zero if the PFC action control 
is engaged at the negative-to-positive zero crossing of the input AC voltage. The proposed 
approach is verified using a 1.5kW experimental prototype of the PFC rectifier at 100kHz 
switching frequency, which exhibits a fast start-up time (100ms) with zero inrush current 




 Apart from the control, detailed practical implementation is considered. A comprehensive 
design for DM filters is provided to achieve the required noise spectrum attenuation. The 
effectiveness of the proposed two-stage DM filters is verified through a simulation. 
Consequently, the EMI stage components along with the boost inductors can be optimized 
together considering the total volume, power loss, and ripple requirement. Moreover, the gate 
loop is designed to ensure the noise immunity. In order to obtain an accurate estimation of 
boost inductance and its losses, a dynamic ripple-based estimation method is proposed 
considering the variation of material permeability, GaN device switching characteristics, and 
operating temperature. Based on the ripple model, a systematic loss breakdown is conducted, 
covering boost inductor loss, ESR loss in DC link capacitors, and semiconductor loss. Robust 
gate driver design is discussed. It is experimentally reported that at 2.8kW output power, the 
efficiency is measured as 98.5% and the power factor is 0.995. In addition, the total harmonic 















Chapter 3 : Integrated Transformer Design and Optimization 
 Magnetic integration can be achieved through multi-winding transformers or coupled 
inductors to achieve the electrical integration with fewer component counts and capability of 
providing additional operation modes [79], [80]. It is a key technology part to integrate the 
OBC with APM and enable the simultaneous charging of both HV and LV batteries. Multi-
winding transformers have been studied in the literatures [81]–[83]. A split-winding structure 
is proposed in [84] to realize the multi-port integration, in which the minimum leakage 
inductance is calculated from a mathematical model. Compared with simply interleaving 
primary and secondary windings in two winding transformers, this method is able to realize the 
traversal of all the possible configurations while maintaining the low winding losses. However, 
in this design, the leakage inductor cannot be large enough to account for the required shim 
inductance in phase-shifted based converter (i.e., dual-active-bridge converter) and resonant 
converter (i.e., CLLC converter). Moreover, since the system is designed for low power 
applications, the analysis on parasitic capacitances with the interleaved winding structure is out 
of the scope. 
 Research has also been conducted to model the transformers using magnetic equivalent 
circuit (MEC) [85]–[87]. In [85], the derivation for the leakage permeances is achieved in a 
core-type transformer using MEC. However, this flux model is highly structure dependent. For 
optimization purposes, an integrated transformer with leakage inductance is established in [86] 
using the flux model. However, only reluctance of the air gap is taken into consideration and 
hence, neglecting the leakage flux in the air decreases the model accuracy. Besides, the flux 
model in [87] using the magnetomotive force (MMF) variation method and the stored energy 
in the magnetic shunt provides a calculation methodology for the leakage inductance of the 
transformer with a magnetic shunt. In sum, some previous modeling methods use well-




[90]–[92]. However, the tradeoffs between losses, weight and volume were not fully considered 
in those studies. This makes the optimal design of a transformer challenging, and hence, 
solidifies the necessity for multi-objective optimization [83], [93], [94]. In [93], a systematic 
approach to minimize the losses and footprint area is proposed as a universal design tool for 
PCB-integrated inductors and transformers. However, this approach is not applicable to the 
integrated transformer with a three-winding structure. Aiming at designing the optimal 
transformer for medium-frequency applications, a genetic-algorithm-based methodology is 
implemented in [83], which not only meets all the design requirements, but also is fast and 
accurate. However, the optimization constraints become much different in cases of high-
frequency applications. The work in [94] proposes the particle swarm method to optimize the 
high-frequency transformer with minimum power loss and leakage inductance. However, the 
influences of the air gap on the magnetomotive force (MMF) distribution, leakage inductance, 
and core loss are not carefully analyzed.  
3. 1 The Proposed Litz-Wire Based Single-Phase Integrated Transformers 
 In this work, a new configuration of the integrated transformer is proposed to achieve the 
reduction of the weight and volume, the mitigation of the magnetic component losses, and low 
parasitic capacitance. Meanwhile, the integrated transformer enables the desired functionality 
of simultaneous charging and power flow management among three ports. The EE-shape core 
structure is utilized since it provides enough space for the three winding configurations with 
the flexibility to shape the leakage flux path [95]. Two large leakage inductances are integrated 
into the three-winding transformer using Litz wire to reduce the converter size. In addition, the 
Litz wire offers excellent flexibility with different kinds of terminal configurations, where the 
terminals in each side can either be parallelly connected, star-connected or delta-connected. 
Moreover, galvanic isolation is achieved by the transformer in a single-phase system. The 




3-1. In this design, the primary winding is located on one side of the EE cores while the 
secondary winding is placed on the other side. The tertiary winding is located above the 
secondary winding. The air gap between primary and secondary windings is utilized to ensure 
appropriate leakage inductances.  
 
Fig. 3-1. The diagram of a single-phase integrated transformer using EE-shape core. 
 As shown in Fig. 3-1, the trajectory of the leakage flux path substantially contributes to the 
leakage inductance. The air gap between the central legs of two E cores and the gaps among 
three windings can be adjusted to precisely set the leakage and magnetizing inductances. It is 
important to mention that the distance of the gap between two E cores has less influence on the 
leakage inductance in comparison to the gaps between windings. In addition, the air gap 
between the central legs significantly reduces the risk of saturation while the gaps among 
windings help enhance the insulation safety. Moreover, three sets of single-phase integrated 
transformer can be implemented as a three-phase transformer using the delta or star 
configuration.  
3. 1. 1 Transformer Core Loss Model 
1) Conventional Core Loss Model 
 Transformer losses can be categorized into core and winding losses [96]. The high-
frequency resonant tank current excites the AC sinusoidal flux passing through the core and 













empirical coefficients provided by the magnetic manufactures is used to evaluate the core loss 
as follows, 
𝑃/3OG = ∑ 𝑉0𝐴(∆𝐵)[𝑓&
\g
0]!  , ∑𝑉9 = 𝑉/ (3.1) 
where 𝑉/  is the effective volume of the core. Given each infinitesimally small piece with 
volume 𝑉0, the total core loss is a summation of the core loss of each small piece.  ∆𝐵 is the 
AC flux variation which is defined as ∆𝐵 = D()*;D(%&
$
, where 𝐵456  and 𝐵490  are the 
maximum and minimum flux density of each piece. 𝐴, 𝛼, and 𝛽 are the empirical coefficients 
provided by the core manufactures for different material. 𝑓& is the switching frequency.  
 This conventional model still has the following limitations: (a) the computation time is 
long; and (b) the Steinmetz equation is based on sinusoidal excitation, which may not hold true 
in reality. Thus, a more accurate and simplified core loss model needs to be established. 
2) Proposed Transformer Core Loss Model 
 Considering the symmetrical structure of the integrated transformer, a novel transformer 
core loss model as shown in Fig. 3-2 is proposed to achieve more accurate results using 
magnetic equivalent circuit. This core loss model includes the leakage flux path from both 
windings and air gap, meanwhile splits the location of magnetic flux path from the side legs 
and the center leg. 
 
Fig. 3-2. The equivalent magnetic circuit of the integrated transformer. 
 In Fig. 3-2, 𝑁!𝐼! and 𝑁$𝐼$ denote the magnetomotive forces (MMFs) across the primary 











denotes the equivalent reluctance of two side legs. Meanwhile 𝑅59O is the air gap reluctance, 
𝑅>PZ9 and 𝑅&PZ9 denote the primary and secondary leakage inductances, respectively, which are 
distributed among the center leg, excitations and air gaps. Due to the symmetrical geometry of 
the E core, the equivalent model is symmetric as well. 
 A further reduced magnetic circuit using superposition is synthesized in Fig. 3-3. There are 
some assumptions to simplify the computation: (a) since the leakage inductances across the 
excitation and the air gap are very small (<0.01% obtained from electromagnetic simulation), 
they are lumped with the leakage inductance across the center leg and 𝑅&98G  is added into 
𝑅/G0:OG ; and (b) 𝑅/G0:OG  stays unchanged in the ideal and proposed model. It is worthy to 
mention that sum of MMFs associated with 𝑁!𝐼! and 𝑁$𝐼$ is nonzero as shown in Eq. (4.2), 
since this is not an ideal transformer. 




  (3.3) 
where 𝐹 represents the total MMF of the magnetic circuit; ∅/ is the magnetic flux through the 
integrated transformer core;	𝑅&PZ′ denotes the reflected secondary leakage reluctance; and 𝑙R is 
the length of air gap. 
 
Fig. 3-3. The reduced magnetic circuit of the integrated transformer. 
 For an ideal transformer model, 𝑅/G0:OG can be obtained from Eq. (4.2), where the cross-
sectional area 𝐴/ is given in the datasheet. The maximum flux density 𝐵 is obtained from the 
volt-second balance. Note that the volt-second balance is not suitable for air-gapped or any 
non-ideal transformer model. 
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Rair















  (3.4) 
 From the perspective of energy, the core, primary and secondary leakage inductances can 

















  (3.5) 
 Therefore, ∅/  can be derived by substituting 𝑅>PZ  and 𝑅&PZ′  with their equivalent 










  (3.6) 
where 𝐿K , 𝐿>PZ  and 𝐿&PZ  are the magnetizing, primary leakage and secondary leakage 
inductances, respectively.   
 Since 𝐿K, 𝐿>PZ and 𝐿&PZ are the tuned known parameters from the design phase, 𝑅>PZ and 
𝑅&PZ′ can be obtained. ∅/  can be calculated from Eq. (4.4) and the maximum flux density 
𝐵klm< with high accuracy is achieved in the proposed model. In fact, considering the square 
AC voltage excitation for the transformer, the real waveform of the magnetizing current is 
triangular. Since Steinmetz equation is more accurately applicable for a sinusoidal waveform, 
therefore an equivalent frequency for calculating the core loss using Steinmetz equation should 
be determined for a triangular waveform. This is derived using a method mentioned in [97] and 
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 Therefore, a more accurate core loss result for the integrated transformer is achieved as, 
𝑃/3OG = 𝑉/𝐴(𝐵456<)o𝑓Gn




3. 1. 2 Litz Wire Winding Loss Analyses 
 Various details need to be considered to get an accurate estimate of the winding loss. In 
the range of ~100kHz, the skin effect is negligible if the winding wire is suitably selected 
(suitable Litz wire or PCB winding design). However, the proximity effect takes a significant 
portion of the winding loss in such a frequency range, especially in TAB converters where the 
high frequency and high amplitude resonant current flows through the transformer windings. 
 There are two aspects of proximity effect in windings: strand level and bundle level. The 
bundle level effect is not related to the number and diameter of a single strand but instead is 
only associated with the twisted pattern when constructing the Litz wire. This part of the effect 
has already been well considered during manufacturing and thus is not within the scope of this 
paper. On the other hand, the strand level effect is a key design consideration for wire selection 
in the high-frequency transformer design, since, in the strand level, proximity effect dominates 
the skin effect [41]. To estimate the proximity effect, the AC resistance of the winding can be 
determined using a simplified 1-D model [75]. The DC and AC losses can be expressed as 
follows, assuming 𝑅2(  to be the DC resistance of the winding. 
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where 𝑁 is the number of turns, 𝑛& is the number of strands in the Litz wire, 𝑑/ is the diameter 
of a single strand, 𝜌/ is the resistivity of the copper and 𝑏/ is the breadth of the core.  
 Considering the gapped transformer structure, the external flux caused by the fringing field 
of air gaps would increase the eddy current effect inside the conductors. Hence, in addition to 
the skin effect loss and proximity effect loss, an additional power loss caused by the fringing 
field must be considered for gapped transformers [98]. The fringing effect can be quantified as 
the fringing flux factor [99], and other geometry parameters of the core, which contribute to 








  (3.11) 
where, 𝐺 is the window length of the core. Thus, the equivalent turns can be calculated using 
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 In general, using finer strands to construct the Litz wire leads to less eddy current and thus, 
less proximity effect losses [41]. However, there is a limitation to decrease the size of each 
strand because, with the decrease of strand diameter, the fraction of copper occupied in the 
window will decrease. Therefore, the DC resistance increases due to less total cross section 
area of the copper. Considering the tradeoffs between DC and AC losses, conductor size and 
type, there exists an optimum solution to the wire selection. 
3. 1. 3 Optimal Design Process 
 There is always a trade-off among the magnetizing inductance 𝐿4, leakage inductance 𝐿Z 
and winding AC resistance 𝑅#( . For instance, if the transformer windings are placed in a 
sandwich-type configuration, the coupling factor between primary and secondary windings is 
close to 1, which means they are well interleaved and the 𝑅#(  is minimized. However, the 𝐿Z 
is infinitesimally small under this condition, making it impossible to be utilized as a separate 
inductor. On the other hand, the winding location can be changed to adjust the 𝐿Z and the 𝑅#( . 
However, the 𝐿4 would be affected if the windings are no longer placed around the center leg. 
Thus, a multi-objective problem is formulated to achieve the optimal design of the Litz-wire 
based transformer. The calculation of winding loss considers the proximity effect, as shown in 
Eq. (4.10). The geometry parameters of core determine the length of windings, core loss and 
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  (3.14) 
where, 𝑉 is the peak voltage for each switching cycle that can be obtained from simulation; 
	𝜌4  is the mass density of core; 𝐴!  and 𝐴$  are the cross areas of primary and secondary 
conductors; and 𝜎 is the maximum window factor, which is assumed 0.6 in this design. 
 The objective function is the total loss incurred in the transformer, which is the sum of 
winding and magnetic core loss. The constraints are imposed on the minimum window area 
requirement and maximum allowable flux density. The parameters to be selected in the 
optimization process are number of Litz strands, diameter of each conductor, breadth, window 
area and volume of the core. The optimization process yields the following results, as listed in 
Table 3-1. 
Table 3-1. The computed parameters from the optimization process. 
Parameters Resulted optimum value  
Number of conductor strands  780 
Diameter of each conductor (µm) 60 
Effective core length (mm) 61  
Effective core area (mm2) 600  
Core volume (cm3) 80  




 It turns out that these required specifications for optimum solution match well with the 
selection of E65 core with R material, AWG12 Litz winding (700/40) and more importantly, 
achieve the lowest normalized loss with a relatively larger volume than some other solutions, 
as presented in Fig. 3-4. However, this cannot satisfy the window factor requirement 
considering additional high-current winding for LLC converter. Meanwhile, R material E65 
core with AWG14 Litz winding (660/42) achieves second highest efficiency and can satisfy 
the window factor requirement. Although PQ50 core provides a solution with a smaller volume, 
prioritizing efficiency over volume for better thermal management makes E65, R-material, 
AWG14 (660/42) the final candidate in the design with a minimum sacrifice in volume. As can 
be seen in Fig. 3-4, the Pareto frontier is marked as dashed red line, which is a set of non-
dominated optimal solutions with the tradeoffs in improving one objective and sacrificing 
another. The details of Cases I~IV are listed in Table 3-1. 
 
Fig. 3-4. Normalized loss vs volumes of different cores from database. 
 In fact, there are some criteria to select the “optimal” design from the Pareto-front solutions 
resulted by genetic algorithm, where the objectives are to minimize three functions: loss, 
weight, and volume. Here the multi-objective optimization problem is converted into a single 
objective function, formulated as the product of normalized loss, normalized weight, and 
normalized volume, where the normalization is performed with respect to the maximum loss, 
weight, volume of any (core, winding) candidates in the defined database. Finally, the cost 


























  (3.15) 
where, 𝑃P3&&,456 , 𝑉𝑜𝑙456 , 𝑤𝑒𝑖𝑔ℎ𝑡456 represent the maximum power loss, maximum volume 
and maximum weight of any candidates in the formed database. The optimal design is based 
on the minimum cost function value of any candidate. 
3. 1. 4 Comparison and Simulation Results 
 To illustrate the aforementioned analyses and verify the effectiveness of the optimal design, 
several numerical examples are presented to show the loss analysis. Table 3-2 gives the 
specifications of the transformer in different cases. EE65 core with R material from 
MAGNETICS is selected for Cases I~III, while PQ50 with 3C96 material from 
FERROXCUBE are selected for Case IV. 
Table 3-2. The detailed transformer specifications for different cases. 
 Case I Case II Case III Case IV 
Transformer Core EE65 EE65 EE65 PQ50(3C96) 



















Frequency (kHz) 127 127 127 127 
Separate cores N/A N/A N/A PQ35(3C96) 
Separate windings N/A N/A N/A AWG14 (150/36) 
 Case I is the optimal transformer solution. Case II is the initial transformer solution from 
the genetic algorithm, which represents the parent set in the iteration. Case III is to illustrate 




turns-ratio fails to meet the LLC side requirement. Case IV is a combination of the separate 
transformer and inductors, which is aimed to show the improvement by using the integrated 
transformer. The control variables are the winding and core candidates. Both theoretical 
calculations and FEA-based simulation results are presented as follows.  
1) Theoretical Analyses 
 By implementing the derived equations, the losses can be estimated, and the calculation 
results are given as follows, 
Table 3-3. The calculation results for different cases. 
Items Case I  Case II  Case III Case IV 
Primary current 𝐼T (A) 12.375 12.375 12.375 12.375 
Secondary current 𝐼I (A) 16.5 16.5 16.5 16.5 
Primary DC resistance  (𝛺) 0.0161 0.0177 0.0074 0.0111 
Secondary DC resistance  (𝛺) 0.0121 0.0077 0.0054 0.0045 
Primary 𝐹7 2.21 4.65 3.6 4.65 
Secondary 𝐹7 1.9 6.92 2.63 6.3 
Core loss (W) 13.12 13.12 13.12 16.73 
Winding loss (W) 13 30.5 10.3 17.8 
PQ35 core loss (W) N/A N/A N/A 4.15 
PQ35 winding loss (W) N/A N/A N/A 8.9 
Total loss (W) 26.12 43.62 23.42 47.58 
Volume (𝑚𝑚?) 90000 90000 90000 86800 
Weight (𝑔) 570 585 567 491 
 Table 3-3 confirms that Case I is the optimal transformer solution over the other cases 
except Case III, which fails to meet the gain range requirement as aforementioned. 




and relatively low temperature in the windings. Further simulation and experiments are 
implemented to verify this claim, which are presented in the later sub-sections. 
2) Simulation Results 
 Four FEA-based three-dimensional models are developed in the simulation. The air gap is 
set at 1mm as in the real cases, based on the magnetizing inductance requirement. Detailed 
electromagnetic material characteristics and Litz wire models are developed to assure accuracy. 
Fig. 3-5 gives a cross-sectional view of the winding methodologies of transformers for each 
case. Note that Cases I ~ III all have separate winding structures while Case IV has the 
sandwich winding structure. 
 
                 (a)         (b)         (c)       (d)   
Fig. 3-5. Winding distribution in the cross section of transformers: (a) Case I. (b) Case II. (c) 
Case III. (d) Case IV. 
 Fig. 3-6 illustrates the FEA simulation results of the magnetic field for each case. To reduce 
the computation time, each turn is assumed to be evenly wound around the center leg. It is 
observed that the maximum magnetic flux in Cases I ~ III are similar, which is consistent with 
the theoretical calculations. Case IV has greater flux, resulting in larger core loss. Thus, core 







                       
         (a) Case I.                (b) Case II.                (c) Case III. 
     
    (d) Case IV PQ50.          (e) Primary PQ35.           (f) Secondary PQ35. 
Fig. 3-6. The simulated magnetic field of cores for each case. 
 Apart from the magnetic field simulations, the current density of windings is investigated. 
In comparison to the calculated one, the simulated current density reflects the AC resistance 
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where, 𝜌&9 is the simulated current density and 𝐴GWW is the effective area of Litz wire. It is worth 
to mention that there are some quantified flux errors (<20%) between FEA simulation and the 
simplified transformer model. This is because the flux in the transformer model is single 
discrete quantity signifying the maximum flux, while the flux distribution from the simulation 
is continuous. In order to perform a fair comparison, the maximum flux density value is picked 
up from simulations results. For the sake of clarity, a table listing the errors in flux densities 





Table 3-4. The quantified errors between simulation and proposed flux model. 
Items Case I Case II Case III 
Maximum flux in model (mT) 142 142 158 
Maximum flux in simulation (mT) 160 155 140 
Flux error (%) 11.2 8.4 12.8 
Core loss error (%) 6 19 20 
 
3. 1. 5 Experimental Verifications 
 To validate the transformer model and optimization results, a packaged prototype of 3.3kW 
onboard charger using dual-output DC/DC resonant converter is developed, as shown in Fig. 
3-7. The testing procedure includes assembling the transformer inside of the charger and 
running up to the steady state.  
 





Fig. 3-8. Thermal image of the Case I transformer at 2.5kW. 
 Fig. 3-8 shows the thermal image of the Case I transformer when reaching steady state at 
2.5kW. It is observed that the hottest spot in the transformer is around 68oC and is located 
within the proximity of the air gap, which is a major thermal burden to the system. A 
transformer enclosure with thermal potting compound can be added to further address the 
thermal issue if needed. The experimental peak efficiency of DC-DC stage with Case I is 98.2%, 
measured at thermal steady state. 
 To further validate the proposed loss model, four sets of transformers are built for different 
cases under consideration. Photographs of the built transformers are illustrated in Fig. 3-9. 
Acrylic glass is implemented to ensure a consistent uniform gap between primary and 
secondary windings. The measured inductances for each case are listed as follows,  
Table 3-5. The measured parameters for different cases. 
Items Case I Case II Case III Case IV 
𝐿O! (𝜇𝐻) 22.9 33 30.8 22 
𝐿O$ (𝜇𝐻) 19.6 20.3 18 18 





       
              (a)            (b)       (c)                 (d)  
Fig. 3-9. Imagines of the built transformers: (a) Case I; (b) Case II; (c) Case III; (d) Case IV. 
 The efficiency curves for each case are shown in Fig. 3-10 (a). Case I has the best efficiency 
performance among all cases, which further proves the effectiveness of the optimal design and 
analyses. Note that the regular transformer with separate inductors has a comparatively lower 
efficiency because of higher core loss. This further substantiates the advantage of using the 
integrated transformer. Moreover, the comparison between Case I and Case II confirms the 
optimization of Litz wire and thus, the winding loss is minimized in Case I. Fig. 3-10 (b) shows 
the temperature comparison of different cases at the steady state. The temperature upper limit 
is set at 80oC to avoid any potential thermal damage to the system. An overall performance 
comparison of four cases is presented in Fig. 3-11 using the built prototype, where the 
temperature is reported experimentally for the steady-state operation at 2.5kW. 
   
        (a)             (b) 
Fig. 3-10. The comparison curves: (a) Efficiency comparison of CLLC converters using 







Fig. 3-11. Different cases overall performance comparison. 
 To show the effectiveness of the accurate power loss estimation, comparison of power loss 
error between the conventional and the proposed methods is given as follows. Given that it is 
difficult to measure the transformer loss directly, the transformer loss was obtained by 
subtracting other part of the loss from the measured total loss (obtained from power analyzer) 
in experiments. Case I’s data is utilized since it is tested up to full power. The table below 
clearly shows a significant decrease of error in loss estimation using the proposed model instead 
of the conventional method. 
Table 3-6. Errors between the conventional and proposed model (Case I). 
 Real power loss Conventional model Proposed model  
Value (W) 28 23.8 26.12 
Error (%) - 15 6.7 
3. 2 The Proposed Integrated Planar Transformer 
 In fact, the Litz-wire transformer design (Case I) has the following drawbacks: (i) The 
winding AC resistance 𝑅#(  is not optimized and is still relatively large, leading to increased 
loss with large amounts of winding current, which significantly decreases the efficiency and 
may require a demanding thermal solution. More specifically, since the magnetomotive forces 
(MMFs) across each winding sum up in the end, the AC resistance would be substantially large 

























is difficult for manufacturing as the leakage inductance is sensitive to the accuracy of distance 
between primary and secondary windings; (iii) the tertiary winding is made of copper bar and 
needs massive labor work, making it difficult for commercial manufacturing; (iv) the 
implementation of a standard EE core limits the simultaneous charging function due to high 
winding loss; and (v) the wire-wound transformer leads to the higher height for the system. 
 
Fig. 3-12. The integrated transformer with MMF distribution. 
 Thus, a new three-winding planar transformer configuration is proposed using the 
optimization algorithm, as shown in Fig. 3-13. The primary and secondary windings of the 
transformer are split unevenly in both side legs. The reasons behind winding in two legs are: 
(1) to compensate the magnetizing inductance reduction due to the interleaved structure; and 
(2) to obtain a controllable leakage inductance. To reduce the winding loss, each PCB layer has 
one turn. The planar transformer with the proposed PCB winding configuration is utilized to 
further improve the manufacturability, power density, and efficiency. A systematic transformer 
loss model, including both core and winding losses, is investigated. Magnetizing and leakage 
inductances can be obtained from both the analytical model and simulation. Consequently, a 
multi-objective optimization problem is formulated to optimize the integrated transformer 
design considering core geometry, losses, and inductances. The objective is to determine a set 
of core and winding specifications to achieve minimum transformer loss. The traditional 

















outer legs [81], [82] is not suitable in this case due to the inherently unbalanced flux distribution 
of the core. Finally, the design is accomplished using a customized core. 
 
Fig. 3-13. The integrated planar transformer with three PCB winding boards. 
 The leakage inductance can be controlled by the adjustment of the center leg width 𝑐, as 
shown in Fig. 3-13. The width 𝑎 and height ℎ of side legs can be adjusted to reduce the core 
loss while maintaining enough magnetizing inductance. The increase of the thickness 𝑑 
reduces the effective reluctance and core loss, however, it leads to a smaller window area. The 
width ratio 𝑘 = /
5
 between the center and side legs contributes to the core loss and the leakage 
inductance. It is worth mentioning that the center leg enables the leakage flux path, which is 
determined by the reluctance of the center leg air gap. If the center leg air-gap reluctance is 
large, less leakage flux will flow through it, resulting in smaller leakage inductance. 
Consequently, the leakage flux in the proposed magnetic structure is confined within the core 
instead of in the air. The confined flux can contribute to the less radiated EMI and eddy current 
loss in the surrounding metals. 
3. 2. 1 The Planar Transformer Loss Model 
1) The Proposed Transformer Core Loss Model 
Tertiary winding is split into two sides 
Primary windings and 
















 Considering the symmetrical structure of the integrated transformer, a novel transformer 
core loss model based on the proposed winding structure is established to achieve more 
accurate results using the magnetic equivalent circuit. This core loss model includes the leakage 
flux path from both windings and air gap, meanwhile splits the location of magnetic flux path 
from the side legs and the center leg. Three current sources are considered to form the 
equivalent magnetic circuit, where the reluctance is obtained from each leg piece to improve 
the accuracy of the model. 
 
Fig. 3-14. The equivalent magnetic circuit of the integrated transformer. 
 As shown in Fig. 3-14, primary and secondary windings are asymmetrically placed in both 
side legs to obtain controllable leakage inductance. The tertiary windings in the side legs are 
connected in parallel to reduce the overall resistance. Meanwhile, the cross-section areas of the 
side and center legs are denoted as 𝐴! and 𝐴$ in Fig. 3-14. The relations among the winding 
turns are expressed as, 
𝑁>! +𝑁>$ = 𝑁>	, 𝑁&! +𝑁&$ = 𝑁&	, 𝑁>! = 𝑁&$	, 𝑁>$ = 𝑁&!		  (3.17) 
where 𝑁>! represents the primary winding on the left column and 𝑁>$ represents the primary 
winding on the right column; 𝑁&! represents the secondary winding on the left column and 𝑁&$ 
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the magnetomotive forces (MMFs) of primary winding excitation across the left and right 
column; 𝑁&!𝐼&  and 𝑁&$𝐼& denote the magnetomotive forces (MMFs) of secondary winding 
excitation across the left and right column. 𝑅5! and 𝑅5$ represent the reluctance of the side leg 
and center leg, respectively. 𝑅R! and 𝑅R$ represent the reluctance of the side leg air gap and 
center leg air gap, respectively. 𝑅5? denotes the equivalent reluctance of upper / bottom leg 



















where 𝑙59O, 𝑙! and 𝑙$ is the magnetic path of the air gap, side leg and top/bottom leg magnetic 
piece, 𝜇< is the permeability of the air. Assume 𝑁>! ≥ 𝑁>$, the flux direction is determined 
from the left leg to the center leg and right leg. It is worth mentioning that the center leg flux 
contributes to the leakage flux, which forms the leakage inductance of the transformer. 
Therefore, the total reluctance 𝑅:> can be expressed as a function of core geometry and its 
magnetic parameters, 
𝑅:> = 𝑓(𝑙, 𝑔𝑒𝑜, 𝑙59O) = 𝑅l! + 𝑅r! + 2𝑅l? +
(7N$*7O$)s$7O2*$7N2*"7O6t
$7O2*7O$*7N$*$7N2*"7O6
  (3.20) 
where 𝑙 is the magnetic path parameter, 𝑔𝑒𝑜 is the core geometry parameter, 𝑙59O is the air gap 
length. ∅! , ∅$  and ∅?  are the magnetic flux flowing through each leg. Therefore, the 











  (3.22) 
 On the other hand, the flux density for the different magnetic piece 𝐵9 can be examined. 







  (3.23) 
 Thus, the flux density for the different magnetic piece 𝐵K = ∅K𝑅K  can be examined. Since the 
Steinmetz equation is more accurately applicable for a sinusoidal waveform, an equivalent 
frequency for calculating the core loss using the Steinmetz equation should be determined for 
a triangular waveform in a TAB-based converter. This is derived using a method mentioned in 









  (3.24) 
 Therefore, a more accurate core loss result for the integrated transformer is achieved using 
the proposed reluctance model, 
𝑃/3OG = ∑𝑉9𝐴9(𝐵9)o𝑓Gn
\   (3.25) 
where 𝑉9 is the volume for each piece and ∑𝑉9 = 𝑉/. 
2) PCB winding loss 
 Regarding the PCB winding, the winding loss is mainly determined by the MMF 
distribution, which means that the winding layer structure needs to be carefully considered. 
The MMFs are suppressed using the interleaved winding structure, where the primary and 
secondary windings are asymmetrically placed in both side legs. The top two boards 1 and 2 
are composed of the primary and secondary windings while all the tertiary winding is located 
in the bottom board 3, where the distances between the boards are denoted as 𝐺! and 𝐺$, as 
shown in Fig. 3-13. 
 The layer change for the same winding is realized by the vias. Both left and right PCB 
layers with the same vertical height share the same PCB board. The proposed winding structure 
along with the MMF distribution is demonstrated in Fig. 3-15. The connections between boards 
are realized in the main board. Given 𝑁>! = 9,𝑁>$ = 7	, the proposed winding structure along 





Fig. 3-15. One side leg winding configuration with MMF distribution. 
 Consequently, only the bottom two layers have the non-interleaved windings in the left leg, 
and the top two layers in the right leg have non-interleaved windings. This kind of winding 
configuration takes the advantage of interleaving to reduce the winding loss while maintaining 
the magnetizing and leakage inductances. In general, 𝑁  (e.g. 𝑖 , 𝑗 , 𝑘 , and 𝑙  in Fig. 3-16) 
bottom/top layers can be implemented as the non-interleaved windings to achieve the desired 
inductances. The increase of 𝑁  leads to larger magnetizing and leakage inductances, and 
winding loss. As shown in Fig. 3-16, 𝑖, 𝑗, 𝑘 and 𝑙 are denoted as the number of non-interleaved 
windings in the left top, left bottom, right top, and right bottom, respectively. They can be the 
same or different values, depending on the design specifications. 
 
Fig. 3-16. The generalized non-interleaved winding configuration. 
 Based on Dowell’s assumptions for single winding per layer structure, the expression for 
total resistance 𝑅:3:5P of the 𝛼th layer including 𝑅#(  and 𝑅2(  is derived in [100], 
Primary winding




















+ (2𝑚 − 1)$ uvwx(6);uvw	(6)
z{ux(6)*z{u	(6)
U  (3.26) 
where 𝑚 and 𝑥 are given by, 
𝑚 = KKi(o)
KKi(o);KKi(o;!)
 ,  𝑥 = hQ9/Z0G&&	3W	T(D
IZ90	8G>:Q
 (3.27) 
 Note that a lower MMF ratio 𝑚 leads to a weaker proximity effect in the adjacent layers. 
Thus, this winding configuration can achieve a low MMF ratio for all the layers while 
maintaining the sufficient leakage inductance. Furthermore, the DC resistance of PCB copper 




  (3.28) 
 Therefore, the total winding resistance of primary winding [32] can be expressed as,  
𝑅GWW = R1 − y
J#2;J>2
$J
yS × 𝑅:3:5P4]! + y
J#2;J>2
$J
y × 𝑅:3:5P4]$  (3.29) 
 Meanwhile, the winding loss can be further reduced by settling the layer thickness less than 
the skin depth, which allows the effective cross-section area to be increased. Considering the 
high current rating, the tertiary windings can be split into two parts and wound around the side 
legs to maintain the flux balance. 
3. 2. 2 Parasitic Capacitance Study 
 The parasitic capacitance of the planar transformer can lead to many issues, including the 
winding current/bridge voltage waveform distortion, unexpected voltage gain, increased EMI 
noise, and reduced power conversion efficiency. Thus, it is necessary to conduct a thorough 
study on the parasitic capacitance mitigation in the proposed transformer. The simplified 
equivalent parasitic circuit is shown in Fig. 3-17, which can be utilized to obtain the inter/intra-
winding capacitances from the network analyzer measurement. The inter-winding capacitance 
refers to the parasitic capacitance between primary and secondary windings, which have little 
effect in distorting the waveforms; the intra-winding capacitance, on the other hand, contributes 





Fig. 3-17. The simplified equivalent parasitic circuit of the proposed planar transformer with 
PCB windings. 
 The parasitic capacitances are related to the following factors:  
(i) Adjacent winding overlap surface area 𝑆 . It directly determines the parasitic 
capacitance value. However, the decrease of 𝑆 also increases the AC winding loss 
due to the eddy effect.  
(ii) Distance between two winding layers ∆ℎ. The increase of ∆ℎ leads to the larger 
leakage inductance and smaller parasitic capacitance;  
(iii) Dielectric material property. Usually, FR4 material is used for PCB manufacturing 
with the 𝜀O of 4.3;  
(iv) Winding configuration, which is related to the MMF distribution;  
(v) Core geometry. The increase of the cross-section area leads to the reduced 
reluctance and lower core loss. On the other hand, it increases the winding loss as 
the width of the winding trace needs to be compromised.  




  (3.30) 
where 𝜀3 is the permittivity of the air and 𝜀O is the relative permittivity of the dielectric material. 
As shown in Fig. 3-18, both intra/inter winding capacitances are decreased in a small range 





Fig. 3-18. The inter/intra-winding capacitance frequency sweep with FR4 and Teflon 
materials from ANSYS. 
 Moreover, the turns ratio sweep is conducted to investigate the relation between the 
parasitic capacitance and the circulating power, as shown in Fig. 3-19. It is observed that both 
the objective function (formed by the circulating power) and the winding loss function are 
inversely proportional to the turns ratio, as shown in Fig. 3-19. The high step-down turns ratio 
help reduce the circulating energy in the tank. However, the increase of the turns ratio leads to 
the increase in the parasitic capacitance due to the increased overlapping area. It is worth 
mentioning that although more winding turns lead to more winding resistance, considering the 
reduced winding current, the winding loss is in fact reduced. In other words, the control burden 
can be relieved with the high step-down turns ratio. Thus, the turns ratio 16:1 for the 
primary/secondary to tertiary is the solution considering high conduction loss and manufacture 
capability, which can be realized by the two PCB boards with 8 layers on each board. The PCB 






Fig. 3-19. The turns ratio sweep considering the circulating power and winding loss. 
 Apart from the turns ratio, the overlap area between the adjacent layers contribute to the 
parasitics and winding loss. A series of simulation studies are conducted in Ansys to achieve 
the relationship between the overlap area, winding loss, magnetizing inductance, core loss, and 
parasitic capacitance. 5.5mm PCB trace width with 3oz copper thickness is implemented in the 
design. The transformer 3D model is shown in Fig. 3-20. The parameter variation on the PCB 
traces overlapping between the primary and secondary windings is achieved using the 
optimetrics analysis, as shown in Fig. 3-21 and Fig. 3-22. It is observed that the core loss is not 
varied with different overlapping displacements. However, with the decrease of the PCB 
overlapping area, the copper loss increase correspondingly due to the eddy effect. The parasitic 








Fig. 3-20. The proposed transformer 3D model with high fidelity in Ansys. 
 A comprehensive winding study is conducted with different overlapping displacements, 
where the PCB trace model is extracted from the PCB layout software to ensure the model 
fidelity, and the winding loss and capacitance values are obtained from the Ansys. The 
displacement range is not only determined by the PCB trace width, but also is related to the 
core geometry, where the minimum clearance requirement between the core and the winding 
board needs to be satisfied. To better understand these factors, two cases of the PCB winding 
configurations are investigated and manufactured for the laboratory testing, which are shown 





Fig. 3-21. The trace overlapping variation study on winding loss and parasitic capacitances. 
The red color represents the winding configuration with non-split structure; the green color 
represents the winding configuration with fully split structure. 
 
Fig. 3-22. The trace overlapping variation study on transformer loss and magnetizing 
inductance. The red color represents the winding configuration with non-split structure; the 
green color represents the winding configuration with fully split structure. 
Two cases under 
investigation





  Fig. 3-23 and Fig. 3-24 illustrate the simulation results of the current density distribution 
in the PCB windings. It is observed that the current density increases when the split-structure 
is implemented. As can be seen from Fig. 3-23, the split structure merits the parasitic 
capacitance because of the minimum overlapping area. However, the current vector is 
concentrated in the adjacent terminals between the primary and secondary windings, which 
results in lower effective conduction area and higher winding resistance. In Fig. 3-24, the 
current density is distributed along with all the sections, which leads to lower winding 
resistance.  
 
Fig. 3-23. The current density distribution in the split winding structure. 
 




 Therefore, the parasitic capacitances need to be suppressed in the PCB design process. The 
overlap area between the adjacent layers needs to be optimized to reduce the parasitic 
capacitances while maintaining the low winding loss. Moreover, the thickness of the dielectric 
material can be increased to further reduce the intra-winding/inter-winding capacitances. 
Teflon or Polyimide can be chosen as the insulation material due to their higher permittivity 
compared to FR4. 
3. 2. 3 Multi-Objective Optimization 
 Some effort has been made in [101] to achieve the controllable leakage inductance while 
maintaining a small 𝑅#(  for a two-terminal transformer. By means of an asymmetric winding 
placement in both side legs of an EE core, 𝑅#(  and 𝐿Z  can be controlled simultaneously. 
However, the modeling technique in [101] is not suitable for the desired three-terminal 
transformer. In order to achieve an optimal design of the magnetic core with suitable PCB 
winding type, a multi-objective optimization process is conducted with an iteration & 
perturbation-based algorithm [102].  
 Considering the proposed transformer performance model including loss, inductance, and 
parasitics, a multi-objective optimization process is conducted to achieve the optimal design. 
The flowchart describing the transformer optimization process is shown in Fig. 3-25. The 
objectives are minimizing the losses and achieving the smallest possible volume. Prior to 
applying the optimization process, the first and foremost target is to determine the transformer 
parameters from the TAB converter operation requirement, which is able to satisfy the range 
of desired power transferred to the HV and LV batteries. Therefore, the fixed parameters are 
as follows: primary winding turns, secondary winding turns, tertiary winding turns and turns 
ratio. In order to identify the candidates for core and winding with optimized performance in 
terms of loss, volume and weight, the tuning variables for the optimization process are effective 




inductance, width and thickness of PCB winding, and asymmetric winding distribution. In 
addition, the transformer can further be optimized with the estimation of circulating current, 
which can be obtained by the Generalized Harmonic Approximation (GHA). 
 
Fig. 3-25. Flowchart of the optimal integrated transformer design. 
 Fig. 3-26 shows the core loss density comparison between several core material candidates, 
which are suitable for high-frequency operation and adequate permeability. PC95 from TDK 
is selected due to its lowest core loss density at 100 kHz frequency. 
 
Fig. 3-26. Core loss density comparison between different materials. 
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 Based on the selected material, the objective function is to minimize the total loss incurred 
in the transformer concerning the geometry parameters and electrical parameters, which is the 
sum of winding and magnetic core loss. The constraints are imposed on the minimum window 
area requirement, maximum allowable flux density, and the requirement for power transfer 
capability and magnetizing inductance value. The objective function is given by, 









 Fig. 3-27 shows the 3D surface of the magnetizing inductance with two independent 
variables from geometry parameters. Given the fixed value of air gap length, the requirement 
for the minimum magnetizing inductance applies an additional restriction for the transformer 
design, which helps define the optimal solution with air gap length iteration. On the other hand, 
the peak flux density can be demonstrated in Fig. 3-28 with a 3D surface similarly. Taking into 
consideration of the magnetic saturation, the computed surface can be reshaped. 
 
Fig. 3-27. The 3D surface of the magnetizing inductance concerning the side leg length and 
center leg length. 
 





Fig. 3-28. The 3D surface of the flux density concerning the side leg length and center leg 
length. 
 Furthermore, the variation of air gap length can affect the magnetizing inductance, flux 
density, and core loss. The 3D surface is given in Fig. 3-29 concerning both air gap length and 
center leg length. It shows that the configuration with 6mm center leg length and 0.02mm air 
gap provides the minimum required magnetizing inductance. 
 
Fig. 3-29. The 3D surface of the magnetizing inductance concerning the side leg length and 
center leg length. 
Requirement plane: Bmax < 450mT




 Different core geometries are obtainable using the optimization method, given different 
dimension constraints (similar to the current objective function). As indicated, there is a trade-
off among the volume, magnetizing inductance, and core loss. The computed core geomtery 
database using the simplified winding model is shown in Fig. 3-30. 
 
Fig. 3-30. The computed core geometry database considering core loss and magnetzing 
inductance. 
3. 3 Verification 
 Some preliminary Finite-Element-Analysis (FEA)-based simulations have been conducted 
to verify the proposed design methodology. The detailed geometrical parameters of the 
customized EE core are shown in Fig. 3-31. Considering the turns ratio is 16: 16: 1, it is 
confirmed from the simulation that 𝑁>! = 9,𝑁>$ = 7	is the optimal winding configuration to 





Fig. 3-31. Optimized core geometry out of the given condition.  
3. 3. 1 Scale-Down Transformer 
 Given 𝑁>! = 3,𝑁>$ = 2  and 𝑁: = 1 , a preliminary integrated transformer prototype 
(Case III) is developed using EE planar core 0R49938EC from Magnetics, as shown in Fig. 
3-32, prior to ordering the customized core. 
 
Fig. 3-32. The diagrams of the multi-method verification. 
Winding configuration: 32-23-1










 Three different cases are conducted using simulation, measurement, and analytical model. 
The results of the magnetizing inductance are listed in Table 3-7. Note that the magnetizing 
inductance value is most representative in the proposed transformer design considering its 
modeling complexity. 










Case I Side leg 5 turns only 112.3 126 33 123.6 
Case II Interleaved single winding 58.4 65 18 70.2 
Case III Center leg 5 turns only 197.8 186 29 224.8 
 It is observed that the measurement is consistent with the analytic model and 3D simulation 
results. Furthermore, the magnetizing inductance decreased significantly using the interleaved 
structure due to the cancellation of magnetic path in the side legs. 
3. 3. 2 Validation of the Transformer Prototype 
 Two cases of the winding designs are achieved. The finished board thickness is around 
4mm with silver immersion technique, where the dielectric layer thickness is maximized 
considering the manufactory capability. Moreover, the layer change terminals need to be 













Fig. 3-33. The designed PCB layout for the transformer windings: (a) with non-split structure; 
(b) with split structure; (c) the tertiary winding board. 
 As can be seen from Fig. 3-33 (c), the tertiary winding board with 4 layers in parallel forms 
a “W” shape PCB trace, where the left leg winding is connected in parallel with the right leg 
winding to increase the ampacity. Moreover, since the adjacent layer is not utilized, the intra-
winding capacitance is reduced in the tertiary winding. 
 The customized EE core is made from TDK PC95 material because of its low core loss 
density at 100 kHz frequency. The assembled integrated planar transformer is shown in Fig. 
3-34. The copper bars are utilized as the spacers and connectors. 
 




1) Transformer characterization 
 The transformer characterization is investigated before conducting the power test. The 
impedance analyzer E4990A is utilized with a wide frequency range of 20Hz to 120MHz. As 
shown in the figures, both open and short circuit tests are conducted for the split and non-split 
winding boards. One-layer tape-based air gap is employed to obtain the required leakage 
inductance. Thus, the parasitic capacitances, the leakage inductance, and the magnetizing 
inductance can be extracted using the equivalent model. The measured results are summarized 
in Table 3-8. 
Table 3-8. The measured parameters for the split and overlap winding boards. 
Type 𝑓O 	(𝑘𝐻𝑧)  𝐿4	(𝑚𝐻)  𝐶90:O5	(𝑛𝐹)  𝐿Z 	(𝜇𝐻)  
Split 270 1.17 0.3 20 
Overlap 150 1.68 0.67 18.5 
 
 






Fig. 3-36. The frequency spectrum of the transformer open circuit testing with the non-split 
PCB winding board. 
 The measured intra-winding capacitances are in consistency with the prediction. It is 
observed that higher parasitic capacitances are formed in the non-split winding board. 
Moreover, the intra-winding capacitance is reduced to 0.3nF in the split winding structure. 
3. 4 Summary 
 In this Chapter, the conventional integrated transformers are first reviewed, which have 
inherent drawbacks in efficiency and cannot be implemented in the proposed system. Thus, a 
Litz-wire based integrated transformer is proposed using genetic algorithm based design 
approach. Detailed core and winding loss models are discussed in the optimization process. In 
addition, four sets of optimized cases are selected to conduct comprehensive comparisons 
including the theoretical calculation, FEA simulation, and manufacturability. As a verification 
to the proof-of-concept, the integrated transformers are tested with a 3.3kW onboard charger 
prototype. It is shown that the experimental transformer loss results are in agreement with the 
theoretical predictions. It is reported that the optimal selection of transformer exhibits up to 2% 





 In the second part, a new three-winding planar transformer configuration is introduced to 
further reduce the volume and improve the performance, where the primary and secondary 
windings are split unevenly in both side legs. To reduce the winding loss, each PCB layer has 
one turn. Furthermore, a systematic transformer loss model, including both core and winding 
losses, is investigated. Therefore, an accurate core loss model with the help of the reluctance 
model is proposed. Moreover, the trade-off study among the parasitic capacitances, winding 
loss, and leakage inductance is investigated. The magnetizing inductance and leakage 
inductances are obtained and verified from both the analytical model and simulations. 
Moreover, a comprehensive study on the parasitic capacitance is conducted, considering the 
trade-offs between the winding loss and the parasitic capacitance. Thus, a multi-objective 
optimization problem is formulated to optimize the integrated transformer design considering 
core geometry, losses, and inductances. The optimal winding configuration with the 
customized core is built and tested. It is reported from the experiment that the intra-winding 















Chapter 4 : Triple-Active-Bridge GaN-Based DC-DC Converter 
 Typically, in the selection of the DC-DC stage topology following the PFC rectifier for 
traditional onboard chargers, an LLC resonant converter is a suitable candidate for 
unidirectional grid-to-vehicle (G2V) chargers due to its high efficiency and wide output range 
[103]. Recently, vehicle-to-grid (V2G) has drawn significant attention due to the flexibility for 
feeding electricity back into the grid for load leveling purposes [104]. Thus, CLLC and Dual 
Active Bridge (DAB) are examined as two most commonly used DC-DC converter topologies 
for bidirectional EV charger applications [105], [106]. However, considering all the charging 
functionalities in an integrated OBC and APM, the DC-DC stage should provide the capability 
of charging both HV and LV batteries simultaneously. Some recent studies have been 
conducted towards the integrated DC-DC converters. In [35], an integrated resonant converter 
based on a three-winding transformer is proposed. This integrated transformer allows 
integration between a half-bridge CLLC resonant converter and a high step-down LLC resonant 
converter with a full bridge rectifier. However, this topology is only capable of G2V, V2G and 
H2L operations. Simultaneous charging of HV and LV batteries is not achieved due to the 
topology limitation of the half-bridge resonant converters. 
 To overcome the aforementioned concerns, this work proposes a solution for the OBC and 
APM integration using the triple-active-bridge (TAB) converter. The TAB converter was first 
introduced in [107] for the energy storage application, and later the basic controls were 
developed in [108], [109]. As a topological extension to the dual-active-bridge (DAB) 
converter [110], the TAB converter enjoys these similar features: wide voltage gain, 
bidirectional power flow, and flexibility in control, however, loss of zero-voltage-switching 
(ZVS) under certain conditions is a concern. A unique and essential feature of a TAB topology 
is its flexibility to control the charging of both the HV and LV batteries simultaneously. 




are dramatically increased. Many research projects have been conducted on the control of TAB 
converters, especially focusing on the power flow management. In [108], a comprehensive 
control method is proposed using the decoupled control network. The phase shift control is 
implemented for the power flow management between the ports while the duty cycle control is 
utilized to improve the system performance. However, since the control-to-output transfer 
function is dependent on the power references, the control loop may lose stability when both 
output voltages and power references are adjusted. Moreover, based on the voltage-second 
balance, [109] introduces a control method to maintain ZVS over the wide input voltage range. 
However, the system efficiency is not fully optimized. In [111] and [112], the modeling and 
control of the TAB converter are discussed, considering a wide range of power distribution 
between the ports using the load factor and distribution ratio. However, these works are based 
on the fundamental harmonic approximation (FHA), which may be invalidated when the phase 
between bridges is highly shifted, and thus the waveforms contain large amounts of higher 
order harmonics. These high order harmonic components are not negligible. In [113], a piece-
wise-linear based model is developed for a two-source one-load TAB converter, which 
mitigates the magnetic short-circuit condition. However, the analyses on the circulating power 
between the two source ports are missing, which decreases the accuracy of the model. Most 
importantly, all the literatures regarding the TAB converter are focused on the energy storage 
application and distributed power system, where the wide output voltage range is out of the 
scope. 
 The major contributions of this work are summarized as: (i) a new modeling technique for 
a TAB converter using generalized-harmonic-approximation (GHA) considering higher odd-
order harmonics; (ii) an optimal selection of shim inductance using the proposed modeling 
technique to enhance the efficiency; and (iii) a comprehensive control method based on GHA 
to minimize the circulating power and winding currents while maintaining ZVS for TAB 




simplifies the analysis of the power flow. By adjusting the power references, all functionalities 
of the EV charger can be accomplished, namely: simultaneous charging (G2B) of two batteries; 
grid to HV battery (G2H) charging; grid to LV battery (G2L) charging; HV battery to LV 
battery (H2L) charging; and vehicle to grid (V2G) discharging. Moreover, a systematic design 
and optimization process of the integrated transformer is proposed using the analytical model 
and simulation. A new configuration of the planar transformer is achieved to enhance 
manufacturability, power density, and efficiency. 
4. 1 Topology Study of the Three-Port DC-DC Converter 
4. 1. 1 Topology Comparisons 
 A dual-output DC-DC converter is proposed in [35] to realize OBC and APM integration 
using pulse frequency modulation (PFM) [114]. The topology utilizes an integrated transformer 
to provide galvanic isolation and synthesis of a CLLC resonant converter with an LLC resonant 
converter. Even though the resonance can help achieve soft switching under the wider range of 
the load, it also creates higher voltage stress across the resonant capacitors. It is worth 
mentioning that the full-bridge CLLLC resonant converter can provide enough control 
variables to achieve G2B operation compared to the half-bridge CLLLC converter.  
 Thus, a thorough comparison between the full-bridge  CLLLC resonant converter and the 
triple-active-bridge (TAB) converter needs to be conducted. They both can be considered as 
two viable options to integrate the OBC with the APM, which can realize the wide range 
voltage gain, bidirectional power flow, and zero-voltage-switching operation. The circuit 
diagrams are shown in Fig. 3-1. The major differences are summarized:  
(1) In the TAB converter, the shim inductors are performed as the power transfer inductors, 




(2) In the CLLLC resonant converter, as shown in Fig. 3-1 (b), three resonant tanks are formed 
by the resonant capacitors and inductors from the CLLC and LLC converters. The output 
voltage regulation is realized by the frequency modulation. Therefore, the winding currents are 
close to sinusoidal waveforms. 
     
        (a)             (b) 
 Fig. 4-1. The topology of two three-port DC-DC converters with the integrated transformer: 
(a) the TAB converter; (b) the CLLLC full-bridge resonant converter. 
 The TAB converter provides enough control flexibility for the control scheme. In a TAB 
converter, there are six independent control variables: three duty ratios (𝛿!, 𝛿$, 𝛿?) of three full 
bridges (primary, secondary and tertiary), the phase angle differences (𝜑$, 𝜑?) between the 
primary-secondary and primary-tertiary bridge voltage waveforms, and the switching 
frequency. In a full bridge CLLLC resonant converter, the resonance can help achieve ZVS 
under a wide range of load variations; however, it creates higher voltage stress across the 
resonant capacitors (𝐶O! , 𝐶O$ ). To sustain the voltage stress, multiple film capacitors are 
required to be placed in series, which will result in a design with larger size, higher cost, and 
lower reliability. To justify this claim, a simulation verification is conducted with the 
configuration summarized in Table 3-1. The resonant inductor in a CLLLC topology is larger 
than the TAB inductor, making it difficult to be integrated with the transformer. The efficiency 


















































𝑂𝐵𝐽 = 	∑ 𝐼'T	7KI
$?
9]!   (4.1) 
 It is reported from the simulation that the peak AC voltage on the resonant capacitor can 
be up to 1000V given the same power rating in the CLLLC converter, which means that a large 
capacitor bank is required. A radar chart on the performance comparison between a CLLLC 
full-bridge converter and a TAB converter is presented in Fig. 3-2. 
Table 4-1. Simulated performance study between the CLLLC converter and the TAB 
converter. 
 𝑃|% (W) 𝑃'% (W) 𝑂𝐵𝐽 (A2) 𝐿!~? (μH) 𝐶O!~$ (nF) 
CLLLC 2188.7 1450 611 50 25.6 
TAB 2200 1500 157.3 24 N/A 
 
 
Fig. 4-2. The radar chart for the performance comparison between a CLLLC converter and a 
TAB converter. 
4. 1. 2 Simultaneous Charging Architecture 
 In the conventional EV power system, the APM is a separate power unit that charges the 
LV battery from the HV battery. The power conversion efficiency of LV battery charging from 
the power grid can be defined as, 
𝜂)$' = 𝜂)$% ∙ 𝜂|$'  (4.2) 
where 𝜂)$% is the power conversion efficiency from the grid to the HV battery, which is around 























𝜂)$' is <87% in the conventional charging system. On the other hand, the proposed integrated 
charger system enhances the G2L efficiency since the LV battery can be charged directly from 
the power grid with one DC-DC converter. Compared to the conventional charging method, it 
essentially reduces the power stage and improves the efficiency and power density. 
4. 2 TAB Converter Basic Operation and Design Considerations 
 Fig. 4-3 shows the topology of the TAB converter using a coupled three-winding integrated 
transformer 𝑇! , where 𝑇!  provides the power coupling of HV and LV sides, integration of 
leakage inductance and galvanic isolation. 𝐿!~? are the primary, secondary and tertiary power 
inductors, which are essential for power transfer and can be obtained through leakage 
inductance control of the integrated transformer. 	𝑆~~!a  are the GaN MOSFETs in TAB 
converter, and the three winding turns are defined as 𝑁>, 𝑁& and 𝑁:, respectively. Considering 
the charging range of an EV HV traction battery 𝑉|%  is from 200V to 500V, and that the 
auxiliary LV battery’s nominal voltage 𝑉'%,034905P = 12𝑉, a three-winding transformer turns 
ratio is given as follows for simplicity and manufacturability.  
𝑁> = 𝑁& = 16 ,  𝑁: = 1 (4.3) 
where 𝑁>, 𝑁& and 𝑁: are defined as primary, secondary and tertiary winding turns, respectively. 
 























4. 2. 1 Operation Modes Analyses 
 The triple phase shift (TPS) modulation scheme [116], which provides three control 
freedoms, is commonly utilized in a dual active bridge (DAB) converter to achieve optimal 
operation [117]. Note that a dual-output triple active bridge cannot be viewed as two 
independent dual active bridge converters due to the nature of multi-directional power flow. 
For the TAB converter, there are five independent control variables: three duty ratios (𝛿!, 𝛿$, 𝛿?) 
of three full-bridges (primary, secondary and tertiary) and the phase angle differences (𝜑$, 𝜑?) 
between the primary-secondary and primary-tertiary fundamental bridge voltage waveforms, 
where the three bridge voltages are illustrated in Fig. 4-4. 
 
Fig. 4-4. The bridge voltages with respect to five control variables. 
  𝜑$ is defined as the phase difference between primary and secondary bridge voltages and 
𝜑?  is the phase difference between secondary and tertiary bridge voltages. The phase 
differences and duty ratios adjust the shape of bridge voltages and further affect the power 
inductor current, which results in ten different operation modes depending on the winding 














4. 2. 2 Design Consideration 
 The power transfer requirement is fundamentally considered at the beginning of the design 
process. The power flow for the active-bridge-based converter is determined by the power 




  (4.4) 
where 𝐿>5:Q  is denoted as the power inductor in each power loop; 𝑃>5:Q  is defined as the 
transferred power in each power loop; 𝐷 is the phase shift between two bridge voltages and is 
related with 𝜑; 𝑁 is the turns ratio of the transformer in the loop. The formation and modelling 
of power loops will be discussed in a later section. 
 The magnetizing inductance of the transformer needs to be very large (i.e., 1𝑚𝐻), which 
leads to a large impedance when operating at high frequency. Thus, the current flowing through 
the magnetizing inductor is negligible, making it possible for the desired power transfer. For 
instance, the total magnetizing inductance can be expressed as, 
𝐿4_:3:5P > 1𝑚𝐻  (4.5) 
 If two pairs of magnetic cores are utilized, the magnetizing inductance for each pair is 
given by, 
𝐿4_G5/Q > 0.5𝑚𝐻  (4.6) 
 Eq. (4.6) gives a general guide for the transformer design. Furthermore, the switch selection 
is based on the current and voltage level under the worst scenario. The number of PWM 
channels and ADC channels is determined by the control and observability of the system, which 
is listed in Table 4-2. In terms of the requirements, sufficient ADC channels and adequate 
conversion accuracy needs to be guaranteed. More importantly, enough PWM channels are 






Table 4-2. The required number of PWM and ADC channels and their specifications. 
ADC channels PWM channels 
PFC input voltage Two complementary PWMs on the PFC stage 
PFC input current Two complementary PWMs on TAB primary side 
PFC DC link voltage Two complementary PWMs on TAB secondary side 
HV/LV output voltages/currents Two complementary PWMs on TAB tertiary side 
 As can be seen from Table 4-2, the minimum number for ADC channels is 7, which should 
provide at least 10 bits resolution (i.e., 0.1% of full scale). Meanwhile, the total number of 8 
PWM channels is required. Apart from the requirements rising from PWM and ADC channels, 
the system clock needs to be fast and the code execution must be finished by 10 µs in order to 
enable the 100kHz sampling; otherwise, it will lead to the under-sampling condition and even 
the instability. Typically, the following equation holds true,  
𝑒𝑥𝑒𝑐𝑢𝑡𝑖𝑜𝑛	𝑡𝑖𝑚𝑒 ∝ 𝑓/P3/Z  (4.7) 
 This implies that MCU (with PFC control) should have a clock frequency above ~110MHz. 
Thus, TI dual-core 32-bit MCU TMS320F28379D is selected with the clock frequency of 
200MHz. It has 24 pulse width modulator (PWM) channels with enhanced features and up to 
24 channels of analog-to-digital converters (ADCs). 
4. 3 Phase-Shift and Duty-Ratio Combined Control 
 Considering the cross-couplings of power flow among different ports, classical control 
loops implemented in dual active bridge converters are inapplicable. Conventionally, the 
control strategy for an active-bridge-based converter involves phase shift modulation [119] of 
switches, which brings convenience for circuit modeling and control loop design. However, 




consisting of one input and two outputs. Due to the nature of multi-directional power flow, this 
control method suffers from high circulating power in the tank, especially when the converter 
operates at high power rating, which results in high conduction loss and demanding hardware 
design.  
 To overcome the high current circulation issue, a comprehensive phase shift and duty ratio 
combined control strategy is proposed in this work, which is capable of simultaneously 
charging of both HV and LV batteries from the grid (G2B). This strategy enables all the 
functionalities, including grid to HV battery (G2H) charging, grid to LV battery (G2L) 
charging, HV battery to LV battery (H2L) charging and vehicle to grid (V2G) discharging. 
Among them, G2B is the most challenging as it involves five control variables. The control 
strategy can be formed from both the detailed modeling and power loop analyses. The control 
target is to pursue high efficiency at the G2B operation while maintaining tight regulation for 
both HV and LV side outputs. Thus, two control methods are proposed and discussed in this 
work. The effectiveness of the proposed methods is verified through simulations. 
4. 3. 1 Decoupled Power Circuits 
 For G2B operation, it is difficult to analyze the equivalent circuit reflected to the primary 
side since all the power loops are coupled with each other, as shown in Fig. 4-5. 𝐿4 is the 
magnetizing inductor of the transformer. It is worth mentioning that the system can be viewed 
as a network of inductors driven by voltage sources with controlled phase displacements and 
duty cycles. Each bridge voltage contains different phase information, for convenience, 𝑉>O9 
occurs with the zero phase. The primary, secondary and tertiary bridge voltages are the bipolar 





Fig. 4-5. Coupled power loops in the TAB converter. 
 Thus, for the purpose of decoupling, the topology of a TAB-based converter is transformed 
into a delta configuration, as shown in Fig. 4-6. The primary, secondary and tertiary bridge 
voltages are the bipolar quasi-square waves with different phase shifts. Note that the 
magnetizing inductance of the transformer can be ignored in the equivalent circuit without any 
loss in generality since it is much greater than leakage inductances. The equivalent inductances 





⎧ 𝐿!$ = 𝐿! + 𝐿$ +
'2'$
J#$'6
								𝐿$? = 𝐿$ +𝑁>$𝐿? +
'$J#$'6
'2
								𝐿!? = 𝐿! +𝑁>$𝐿? +
'2J#$'6
'$
  (4.8) 
where 𝐿!, 𝐿$ and 𝑁>$𝐿? are the primary, secondary and tertiary power inductors reflected to the 
primary side, respectively. Note that the power flowing through each port remains unchanged 
under delta configuration, which yields to, 

							𝑃! = −(𝑃!$ + 𝑃!?)
𝑃$ = 𝑃!$ − 𝑃$?
𝑃? = 𝑃!? + 𝑃$?
  (4.9) 












Fig. 4-6. The delta equivalent configuration of a TAB-based converter. 
4. 3. 2 Modeling of a TAB Converter 
 The piece-wise-linear based modeling may not be appropriate for a TAB converter due to 
the complexity of its operation modes. Instead, the modeling of the system needs to be 
conducted from the frequency domain using harmonic analysis. In practice, Fundamental 
Harmonic Approximation (FHA) is commonly used for modeling of DC-DC resonant 
converters [120], which works accurately near the resonant frequency point. However, for the 
PWM-based converter, the accuracy of FHA would be reduced as the waveforms are no longer 
sinusoidal, which leads to the ignorance of large amounts of higher harmonic components. 
Therefore, a proper modeling technique should include the influence of other odd-order 
harmonic terms in the bridge voltages [121], which can compute accurate information 
regarding the current RMS value and shape without the loss of generality. The basic idea of the 
Generalized Harmonic Approximation (GHA) is to establish a set of equivalent circuits 
concerning different odd-order harmonics, where the amplitude and the RMS value of inductor 
current at each order can be calculated accordingly. In addition to the fundamental harmonic 
approximation, the GHA model of the TAB converter considers higher odd-order harmonic 
components that lead to a series of equivalent circuits with respect to the order of harmonics. 
First, the bridge voltage amplitude needs to be synthesized. Consequently, the transferred 
















power and inductor current are derived as the summations of different odd-order harmonic 
components. 
 The amplitudes of 𝑉5d, 𝑉/8 and 𝑉GW can be derived in the forms of generalized harmonics 
and they are not related to any phase information, according to Fig. 4-4. Therefore, the sets of 
amplitudes are expressed as, 
< 𝑉>,Z >	=	< 𝑉5d,Z >	=
"%94z{u	(Z2)
ZL
  (4.10) 
< 𝑉&,Z >	=	< 𝑉/8,Z >	=
"%U?z{u	(Z$)
ZL
  (4.11) 
< 𝑉:,Z >	=	< 𝑉GW,Z >	=
"J#%1?z{u	(Z6)
ZL
  (4.12) 
where 𝑘 represents the order of harmonics (i.e., 1, 3, 5….). Consequently, the phase diagram 
for the bridge voltages and inductor currents, and the corresponding equivalent circuits are 
shown in Fig. 4-7 for the 𝑘:Q  harmonic component. Besides, 𝜃!$,Z  is denoted as the phase 
between the primary voltage and the current flowing through 𝐿!$,Z. Based on the trigonometric 
relation, 𝜃!$,Z is derived as follows, 
𝜃!$,Z = 𝑎𝑟𝑐𝑡𝑎𝑛 _
%#,8	;	%>,8	z{u($,8)
%>,8	&90($,8)
`  (4.13) 
where 𝜑$,Z represents the 𝑘:Q harmonic component for the phase shift, which is equal to 𝑘𝜑$. 
Similar definitions are applied to 𝜃!?,Z and 𝜃$?,Z. 
                    
 Fig. 4-7. Phase diagrams of the bridge voltages and inductor currents and the 
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 The phase diagrams illustrate how the active power transferred to each port can be 
determined in the delta configuration. Considering the summation of each odd-order 
component, the total powers are expressed as, 
 𝑃!$ 	= 	∑
%#,8	%>,8	uvw	(Z$)
"Z$LW>'2$








	$9*!Z]!   (4.16) 
where 2𝑖 + 1 represents the maximum index of odd-order harmonics.  
 Likewise, the amplitudes of inductor currents can be calculated using the existing variables. 
In Fig. 4-7, the inductor current amplitude of the 𝑘:Q harmonic component is given by, 
< 𝐼!$,Z >		= 	
	%#,8$*%>,8$	;	$	%#,8	%>,8	/3&(Z$)
$Z$LW>'2$
  (4.17) 
< 𝐼$?,Z >		= 		
	%>,8$*%0,8$	;	$	%>,8	%0,8	/3&(Z($;6))
$Z$LW>'$6
  (4.18) 
< 𝐼!?,Z >		= 	
	%#,8$*%0,8$	;	$	%#,8	%0,8	/3&(Z6)
$Z$LW>'26
  (4.19) 
 The final step is to synthesize the actual current waveforms from the decoupled loop results. 












  (4.22) 
 By means of the GHA-based modeling technique, the bridge current and voltage 
amplitudes can be obtained accurately. Besides, the corresponding time-domain waveforms 
can also be computed with the help of the phase diagram, which is fundamentally important 




𝑉>(𝑡) = 		∑ < 𝑉>,Z > 	sin	(𝑘𝜔&𝑡)	$9*!Z]!   (4.23) 
𝑉&(𝑡) = 		∑ < 𝑉&,Z > 	sin	(𝑘𝜔&𝑡 − 𝑘𝜑$)	$9*!Z]!   (4.24) 
𝑉:(𝑡) = 		∑ < 𝑉:,Z > 	sin	(𝑘𝜔&𝑡 − 𝑘𝜑?)	$9*!Z]!   (4.25) 
 Similarly, the current expressions in the time domain are achieved as, 
𝐼!$(𝑡) = 		∑ < 𝐼!$,Z > 	sin	(𝑘𝜔&𝑡 − 𝜃!$,Z)	$9*!Z]!   (4.26) 
𝐼$?(𝑡) = 		∑ < 𝐼$?,Z > 	sin	(𝑘𝜔&𝑡 − 𝜃$?,Z − 𝑘𝜑$)	$9*!Z]!   (4.27) 
𝐼!?(𝑡) = 		∑ < 𝐼!?,Z > 	sin	(𝑘𝜔&𝑡 − 𝜃!?,Z)	$9*!Z]!   (4.28) 
 The final step is to synthesize the actual current waveforms from the decoupled loop results. 
It is worth mentioning that the bridge voltages are not affected by the decoupled configurations. 
The instantaneous current expressions are presented as, 
𝐼'2(𝑡) = 𝐼!$(𝑡) + 𝐼!?(𝑡)  (4.29) 
𝐼'$(𝑡) = 𝐼!$(𝑡) − 𝐼$?(𝑡)  (4.30) 
𝐼'6(𝑡) = 𝐼!?(𝑡) + 𝐼$?(𝑡)  (4.31) 
where 𝐼!(𝑡), 𝐼$(𝑡) and 𝐼?(𝑡) represent the primary, secondary and tertiary winding current in 
the coupled power loops, respectively. Fig. 4-8 gives the computation results from the GHA-
based model. The HV power is set as 2700W, and the LV power is set as 1000W for each 
module. The leakage inductance is given as 20𝑢𝐻. The switching frequency is set as 100kHz. 
It is observed that the analytical waveforms are in consistency with the simulated waveforms 






Fig. 4-8. The computed waveforms of the bridge voltage and inductor current in TAB 
converter. 
 
Fig. 4-9. The simulated inductor currents with the same angle information and circuit 
parameters. 
 Moreover, a scaled-down experiment prototype is built and tested to validate the GHA-
based model, as illustrated in Fig. 3-10. Three full bridge modules are developed with the 
voltage/current sensors and connected with a three-winding transformer to form a TAB 
converter. The control strategy is implemented with five degrees of control variables, i.e., the 







numerically in advance and are stored in the DSP as lookup tables with the current reference 
signals as the indexes.  
 
Fig. 4-10. The assembled experimental set-up for the TAB converter. 
 Given 𝑘 = 61 , all the harmonic components are calculated and summed. From the 
computation, the harmonic components higher than 61:Q  are negligible. The extracted 
waveforms from the experiment exhibit good consistency with the predicted waveforms from 





Fig. 4-11. The comparison waveforms between the prediction and the experiment. The 
operation power is 400W with 400V 𝑉|% and 12V 𝑉'%. 
4. 3. 3 Control Loop Design 
 In this section, two control loop designs are proposed for the voltage/current regulation and 
efficiency improvement, both of which are theoretically supported. The first control loop 
design is focused on the minimization of the circulating power using the power balance concept. 
The second one is to achieve the optimum sets of control variables to reduce the winding 
currents using the GHA model. The details are discussed below. 
4. 3. 3. 1 Circulating Power-Oriented Loop  
 The first control loop is established based on the minimization of the circulating power. 
The control scheme with the three-loop structure is shown in Fig. 4-12 to achieve simultaneous 
charging while maintaining tight voltage regulations. 𝜑  represents the phase shift control 
variable, and 𝛿 represents the duty ratio control variable. The computation block gives a real 
time feedback for 𝛿 control, which is derived from the ZVS constraint considering the charging 















  (4.33) 
where 𝑀 is denoted as the input/output voltage ratio and 𝐶II is the output capacitor of the 
switch. 
 
Fig. 4-12. The proposed control loop configuration implemented with both 𝜑 and 𝛿 control. 
 In order to control the power flow towards the two output ports as well as to achieve output 
voltage regulations, the proposed control methodology uses up-to five independent control 
variables: three duty ratios (𝛿!, 𝛿$, 𝛿?) of three full-bridges (primary, secondary and tertiary) 
and two phase angle differences (𝜑$, 𝜑?) between the primary-secondary and primary-tertiary 
fundamental bridge voltage waveforms, respectively. As shown in Fig. 4-6, both 𝑃!$ and 𝑃?$ 
involve the control variable 𝜑$,  which implies that the phase angle 𝜑$ can be used as a control 
variable for the port-2 output voltage regulation. To minimize the circulating active power, the 
modulus sum of power transferred between ports needs to be suppressed, 
𝑓(𝛿!, 𝛿$, 𝛿?, 𝜑!, 𝜑$, 𝜑?) = 𝑀𝑖𝑛{|𝑃!$| + |𝑃$?| + |𝑃?!|}  (4.34) 
 On the other hand, there are some restrictions on the reactive power control. Because of 

































needs the boundary condition of the 𝛿 control variable. 𝜑! is set as 0 to obtain maximum power 
flow capability. By applying 𝜑$ = 𝜑?, no circulating active power flows between port-2 and 
port-3.  𝛿? is utilized for LV side voltage regulation. One quick solution of Eq. (4.35) can be 
obtained by reducing one freedom of control variable, 
𝜑! = 0, 		𝜑$ = 𝜑?  (4.36) 
 Fig. 4-13 shows the mode transients from G2H to simultaneous charging using the 
proposed control. The HV load is set as 80ohm, and the LV load is set as 0.1ohm. As can be 
seen from the figure, the overshoot is suppressed in both HV and LV output voltages. The 
settling time of the LV side is ~30ms due to the large current, which shows a good dynamic 
performance. 
 
Fig. 4-13. Mode transients from G2H to simultaneous charging. 
4. 3. 3. 2 Current-Oriented Loop  
 With the help of the GHA-based model, a current-oriented control loop is proposed to 







power flow capability. Given a practical range of 𝛿!, 𝛿$, 𝛿?, 𝜑$, 𝜑? (i.e., [0, π/2]), the RMS 
winding currents can be computed using Eq. (4.29)-(4.31) with the iteration of harmonic orders. 




$  (4.37) 
 It is worth mentioning that the optimization process can be further conducted considering 
the influence of the power inductors in the TAB converter. There is a power transfer constrain 
rising from the power inductance value. Note that the sweep of power inductance values can 
be achieved in the outer iteration loop. The detailed flowchart is shown in Fig. 4-14, where the 
power transfer requirements are expressed as, 
𝑃|% = 𝑃!$ − 𝑃$?  (4.38) 
𝑃'% = 𝑃!? + 𝑃$?  (4.39) 
 
 
Fig. 4-14. The flowchart of the proposed current-oriented control loop. 
 The real-time computation results concerning 𝛿!, 𝛿$, 𝛿?, 𝜑$, 𝜑? are obtained as the control 
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power is satisfied in the analyses. Therefore, this method can be viewed as an alternative control 
strategy to pursue high efficiency and minimize the circulating currents, but also requires 
massive computation capability in MCU. 
 As shown in Fig. 4-14, the constraint comes from the power transfer requirement for both 
HV and LV sides. On the one hand, for a single power branch, the large leakage inductance 
reduces the RMS current due to the flat waveform shape. However, since the TAB converter 
has three coupled power branches, this statement may not hold true. Therefore, based on the 
RMS current optimization, the leakage inductance sweep is conducted to further optimize the 
system performance. 
 Given the initial leakage inductance range using the power transfer estimation, the optimal 
leakage inductance is obtained. Fig. 4-15 illustrates the leakage inductance sweep at 𝑃|% =
2000𝑊, 𝑃'% = 1700𝑊. 
 
Fig. 4-15. Leakage inductance sweep while satisfying the power transfer requirements. 
 Moreover, considering the power flow management at full power, the sweep is conducted 
with the variation of 𝑃|%. It is confirmed that 𝐿PG5Z5RG = 24𝜇𝐻 is the optimal solution for all 






Fig. 4-16. 3D leakage inductance sweep considering the 𝑃|% variation. 
4. 3. 4 ZVS Constraints 
 Based on the proposed GHA-based TAB converter model, the phase and amplitude 
information of winding currents and bridge voltages are obtained. Thus, soft switching can be 
examined considering the polarity of the winding current, which is of significance in GaN 
device high switching operation to ensure that the system efficiency will not be compromised. 
A set of typical waveforms using the optimization algorithm is shown in Fig. 4-17 to illustrate 














Fig. 4-17. Computed TAB converter bridge voltages and currents under the RMS current 
optimization. Each module has the power transfer of: 𝑃|% = 2000𝑊;	𝑃'% = 1700𝑊. 
 As shown in the figure, ZVS can be achieved in both primary and secondary bridges. 
However, due to the high step-down ratio of tertiary winding, it is relatively difficult for the 
tertiary bridges to maintain the ZVS condition for every operation point following the 
examination criteria, which are summarized in Table 4-3, 
Table 4-3. ZVS examination criteria. 
Current direction Condition 
𝐼&! > 0 ZVS 
𝐼>! > 0	 ZVS 
𝐼>! > 0	 ZVS 
𝐼&$ < 0	 ZVS 
𝐼>? < 0	 ZVS 
𝐼>" < 0	 ZVS 
𝐼:! < 0	 NO ZVS 
𝐼:$ > 0	 NO ZVS 
 Therefore, ZVS constraints can be implemented considering the polarity of the winding 
currents during switching. Moreover, considering that circulating energy contributes to the 
switching loss, another ZVS constraint can be formed when there is no circulating active power 
flow between port-2 and port-3 (𝜑$ = 𝜑?), 
𝑃$? = 0  (4.40) 
 Since satisfying Eq. (3.39) is not a necessary condition for achieving ZVS, it can be added 








$ + 𝐾𝑃$?  (4.41) 
where 𝐾 is the weight coefficient for the zero circulating power flow.  
4. 3. 5 Extended Operation Range 
 Based on the required maximum current rating, a comprehensive comparison between the 
𝜑	𝛿  control and 𝜑  control is obtained considering the difference in the operation ranges. 
 Compared to the 𝜑 control method, the 𝜑	𝛿 control method achieves an extended operation 
range for HV and LV battery charging. Take an example of a 11kW charger configuration with 
a 48kWh HV battery, where each module has a 3.7kW power rating. Fig. 4-18 gives a 
comparison of the operation range between	𝜑	𝛿 control and 𝜑 control. As seen from the figure, 
the proposed control method enables a wide operation range of HV and LV batteries, especially 
under the unbalanced loads conditions.  
 
Fig. 4-18. The comparison of operation range between 𝜑 control and 𝜑	𝛿 control. 
 Under the full power operation, the increase of 𝑃|% would lead to the reduced operation 
ranges of all the control variables 𝛿!, 𝛿$, 𝛿?, 𝜑$, 𝜑? due to high-step-down  characteristics at 
the light load of the tertiary side. Meanwhile, a narrow range would lead to a higher RMS 
current using the proposed optimization algorithm. As a verification, an exhaustive study of 




variable range for the optimization. Note that in order to achieve the maximum allowable power 
transfer, 𝛿!  is set as 0. Fig. 4-19 and Fig. 4-20 show the comparison results regarding the 
variable ranges for two sets of power operation points. 
 
      (a)             (b) 
Fig. 4-19. 3D surface of the operation ranges for the control variables when 𝑃|% =
3000𝑊, 𝑃'% = 700𝑊: (a) with respect to 𝛿!; (b) with respect to 𝛿$. 
 
      (a)             (b) 
Fig. 4-20. 3D surface of the operation ranges for the control variables when 𝑃|% =
2000𝑊, 𝑃'% = 1700𝑊: (a) with respect to 𝛿!; (b) with respect to 𝛿$. 
 Moreover, the power sweep is based on the power ratio between the HV port and the LV 












where 𝛾  is defined as the power ratio between two outputs. Based on the statistic results 
computed from the GHA modeling in Fig. 3-20 and Fig. 3-21, it is observed that given the 
same total power rating at G2B mode, the decrease of 𝛾 would lead to the reduced operation 
range of control variables and increased winding currents due to high step-down characteristics 
of the tertiary side. 
 Moreover, the state-of-charge (SoC) map is given in Fig. 4-21, describing the relationship 
of charging modes (CC, CP, CV) and operation modes (G2B, G2V, G2L). It is observed that 
the simultaneous charging is enabled during CC mode, where the output current is regulated 
and raises the battery terminal voltage until the upper charge voltage limit is reached when the 
current drops due to saturation.  
 
Fig. 4-21. The SoC mapping in terms of different charging stages. 






























4. 4 Experimental Verification 
 To verify the proposed theoretical hypothesis, a GaN-based integrated onboard charger 
module hardware is developed with the power rating of 3.7kW. The GaN Systems GS66516T 
switches are utilized for the primary and secondary bridge. The proof-of-concept image are 
shown in Fig. 4-22. The module is composed of the EMI filter stage, the totem-pole PFC 
rectifier, the TAB converter, the MCU, and the auxiliary power supply for the gate and sensor 
signals.  
 
Fig. 4-22. One modular system: the hardware prototype. 
4. 4. 1 Simultaneous Charging of HV and LV Batteries 
 The G2B operation mode is verified experimentally using the proposed current-oriented 
control technique. As shown in Fig. 4-23, the steady-state waveforms of the G2B mode are 
achieved at 2.5kW. The tertiary winding current is measured up to 39.3A using the hall-effect 
current probe. The power distribution of this testing condition is: 𝑃|% = 2095W, 𝑃'% = 290W. 
The HV resistance is 47𝛺, and the LV resistance is 0.33	𝛺. Low profile ceramic capacitor bank 












high efficiency. It is observed that the there is some ringing in the tertiary bridge voltage, which 
is caused by the parasitic capacitance reflected to the tertiary side. 
 
Fig. 4-23. The steady-state waveforms at G2B mode with the input power 2.5kW (tertiary 
winding current RMS 39.3A). 
 Moreover, the power conversion efficiency is measured through the power analyzer 
PA3000 from Tektronix. The peak efficiency of the G2B mode is 95.8% at the input power 
1163W. It is confirmed that the circulating power is suppressed among three ports since the 
efficiency is not compromised. 
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Fig. 4-24. The efficiency measurement of the TAB converter at G2B mode. 
4. 4. 2 Other Operation Modes 
 Other operation modes are verified, including G2V mode, V2G mode, and G2L mode. Fig. 
4-25 shows the steady-state waveforms of the G2V mode operation at 2.83kW input power. It 
is reported that the peak efficiency 96.6% is achieved at the input power 1550W. The phase 
difference between the primary and secondary bridges are optimized to enhance the efficiency. 
The steady-state waveforms at V2G mode are presented in Fig. 4-26. The peak efficiency of 
the V2G mode in the DC-DC stage is 96%. As can be seen from the figures, soft switching is 





Fig. 4-25. The steady-state waveforms at G2V mode with Pin = 2.8kW. 
 
 
Fig. 4-26. The steady-state waveforms at V2G mode with Pin = 2.5kW. 
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 The measured efficiency curves are shown in Fig. 4-27. Both G2V and V2G modes have 
similar power conversion performance over a wide range of powers due to the zero reverse 
recovery charge of the GaN device and the symmetric circuit tanks. Hence, the bidirectional 
power flow is achieved without compromising the efficiency. 
 
Fig. 4-27. The measured efficiency curves for different operation modes. 
 Moreover, G2L mode is verified experimentally. As shown in Fig. 4-28, there is low 
voltage spike in the bridge voltage, which leads to small output voltage ripple. In the steady-





Fig. 4-28. The steady-state waveforms at G2L mode. The tertiary winding current is close to 
50A. 
4. 5 Summary 
 This section first introduced the basic characteristics of a GaN-based TAB converter. Based 
on the decoupled delta equivalent circuit, the modeling of a TAB converter is conducted using 
GHA with the phase shift variables 𝜑 and duty ratio variables 𝛿, which can essentially maintain 
high accuracy with respect to different odd orders of harmonic components. Moreover, two 
control algorithms are proposed to improve the efficiency: circulating power-oriented control 
and current-oriented control. The first control method is focused on the minimization of the 
circulating energy. The HV and LV output voltages are regulated through 𝜑$, 𝜑? and 𝛿?. By 
applying 𝜑$ = 𝜑?, no circulating active power flows between port-2 and port-3. The second 
control method is focused on the suppression of the winding current summation. A current-








By means of defining a range of all control variables, an executive iteration is conducted to 
obtain the optimum solution. The objective function is to minimize the sum of RMS currents 
in primary, secondary and tertiary windings and realize ZVS for all bridges, such that the 
circulating energy can be minimized. To verify the proposed modelling technique and control 
method, simulations are developed in PSIM. The simulated waveforms are consistent with the 
analytical estimation, which proves the effectiveness of the GHA-based model. Based on the 
required maximum current rating, a comprehensive comparison between the 𝜑	𝛿 control and 
𝜑 control is achieved considering the difference in the operation ranges. To verify the proposed 
system, an integrated onboard charger module hardware is developed and tested. The DC-DC 
converter is tested up 2.83kW. It is reported that the G2B mode peak efficiency is 95.8%, the 
G2V mode peak efficiency is 96.6%, the V2G mode peak efficiency is 96%, and the G2L mode 



















Chapter 5 : Conclusions and Future Work 
5. 1 Conclusions 
 In this dissertation, a novel GaN-based integrated onboard charger is proposed with the 
capability of simultaneous charging of both HV and LV batteries. The system is composed of 
a totem-pole PFC rectifier and a TAB converter. First, an integrated control strategy in the 
totem-pole PFC rectifier to resolve the zero-crossing distortion is proposed and analyzed, 
where a soft transition-based algorithm with closed-loop control is developed considering the 
switch characteristics, abrupt duty ratio changes in high-frequency MOSFETs, and digital 
delays. To validate the proposed integrated control method, simulation has been conducted to 
examine the THD, voltage ripple and power factor correction. Tight input current and output 
voltage regulations are achieved, where the power factor is maintained greater than 0.99 and 
the THD is lower than 5%. Furthermore, a start-up control to obtain the minimum inrush 
current is proposed in this work. It is mathematically proven that the inrush current can be made 
zero if the PFC action control is engaged at the negative-to-positive zero crossing of the input 
AC voltage. Furthermore, a comprehensive design for DM filters is achieved to satisfy the 
required noise spectrum attenuation. The effectiveness of the proposed two-stage DM filters is 
verified through simulation. In order to obtain an accurate estimation of boost inductance and 
its losses, a dynamic ripple-based estimation method is proposed considering the variation of 
material permeability and ripple function. It is experimentally reported that at 2.8kW output 
power, the efficiency is measured as 98.5% and the power factor is 0.995. In addition, the total 
harmonic distortion (THD) is below 1%. 
 Furthermore, the three-winding transformer for the TAB converter is disclosed. Both the 
Litz-wire and PCB winding transformers are designed using the optimization method. In the 




legs. The planar transformer with the proposed PCB winding configuration is utilized to further 
improve the manufacturability, power density, and efficiency. A systematic transformer loss 
model, including both core and winding losses, is investigated. Note that due to this specific 
winding structure and customized core, the conventional core loss models are not applicable. 
Therefore, an accurate transformer model based on reluctance determination is proposed to 
predict the core loss, magnetizing and leakage inductances. The magnetizing inductance and 
leakage inductance are obtained and verified from both analytic model and simulations. The 
magnetizing inductance model is experimentally validated using a preliminary transformer 
prototype. Consequently, a multi-objective optimization problem is formulated to optimize the 
integrated transformer design considering core geometry, losses, and inductances. The optimal 
configuration has a customized core geometry that can achieve good electrical and thermal 
performance. 
 The modeling and control of a TAB converter is presented. First, the decoupled power 
circuits considering the control variables 𝜑 and 𝛿 are developed. Based on the delta equivalent 
circuit, the modeling of the TAB converter is conducted using GHA, which can essentially 
maintain high accuracy with respect to different orders of harmonic components. Moreover, 
two control loops are proposed to improve the efficiency: circulating power-oriented loop and 
current-oriented loop. The first control method is focused on the minimization of the circulating 
energy. The second control method is focused on the suppression of the winding current 
summation using the GHA-based model. By means of defining a range for all the control 
variables, an executive iteration is conducted to obtain the optimum solution to minimize the 
sum of RMS currents in primary, secondary and tertiary windings. To verify the proposed 
modelling technique and control method, simulations are conducted in PSIM. The simulated 
waveforms are consistent with the analytical estimation, which proves the effectiveness of the 
GHA-based model. Based on the required maximum current rating, a comprehensive 




an integrated onboard charger module hardware is developed and tested. The DC-DC converter 
is tested up 2.83kW. It is reported that the G2B mode peak efficiency is 95.8%, the G2V mode 
peak efficiency is 96.6%, the V2G mode peak efficiency is 96%, and the G2L mode peak 
efficiency is 93.6%. 
5. 2 Future Work 
 Future works can be carried out to extend this research project, including the generalized 
multi-winding transformer design, the Quadruple-Active-Bridge (QAB) DC-DC converter, the 
MHz integrated onboard charger and extension to three-phase modular topologies. 
(1) Multi-winding Transformer Design 
 Based on the proposed three-winding integrated transformer design technology, the 
extended model for the multi-port transformers can be developed. Various core shapes can be 
implemented with both the Litz wire and PCB winding, depending on the design specifications 
and considering acceptable values for parasitic capacitances. The transformer turns ratios can 
be chosen according to the range of operating voltages at each port, 
𝑁!: 𝑁$: … :𝑁Z = 𝑉!,034: 𝑉$,034: … : 𝑉Z,034  (5.1) 
where 𝑉!,034, 𝑉$,034, … , 𝑉Z,034  are the nominal operating voltages. For instance, a four or 
five-winding integrated transformer can be developed for the satellite or other applications. 
The typical bus voltage of a satellite power supply is 28V, and the loads can be multiple loads 
connected in parallel with low dc voltages of 3.3, 5, ±12 V, etc. Thus, a hypothetically possible 
multi-winding transformer winding structure could be the one as shown in Fig. 5-1, where the 





Fig. 5-1. The diagram of a five-winding integrated transformer using PCB windings. 
 The five-winding integrated transformer can also be realized using the Litz wire-wound in 
the side legs. The winding arrangement can be interleaved or non-interleaved. The flux balance 
can be achieved by the implementation of the asymmetric winding configuration. It is worth 
mentioning that the intra-winding/inter-winding capacitance in the PCB windings needs to be 
minimized. Thus, a multi-objective optimization problem needs to be developed to optimize 
the transformer design considering core geometry, losses and inductances, and parasitic 
capacitance. Given the transformer model with the desired inductances and minimized parasitic 
capacitances, the system level analysis and simulation will need to be conducted to determine 
the component parameters. The research on multi-winding transformers can be expanded to 
various systems, as it is an interdisciplinary research area with various challenges unique to 
each and every system. 
(2) Quadruple-Active-Bridge (QAB) DC-DC Converter  
 Furthermore, the proposed work can be expanded to other active-bridge-based converter 
designs such as residential DC microgrids. Fig. 5-2 illustrates the power conversion 
architecture of the DC microgrid using a QAB converter. Multiple subsystems with different 
voltage levels can be integrated using a multi-winding transformer. This architecture enables 
seamless integration of renewable energy systems such as Photovoltaic (PV) arrays, LED 
lightings, energy storage systems, and consumer electronics. Thus, the DC microgrid system 
High current winding is split 
into two sides 
Primary windings and 
secondary windings are 
interleaved unevenly









can be more compact, efficient, and scalable using a single multi-port power electronic 
interface compared to the utilization of discrete converters between different ports. 
 
Fig. 5-2. The diagram of a residential DC microgrid power with a multi-winding transformer. 
 To achieve such integration, innovative modulation schemes such as hybrid phase shift-
duty ratio modulation strategy needs to be investigated to realize the power flow management 
between all the ports while maintaining tight voltage/current regulations. The control variables, 
such as the phase differences among different bridge voltages and the duty ratios, need to be 
carefully selected to satisfy control objectives while ensuring system convergence within an 
acceptable computation time.  
 
























































(3) MHz Integrated Onboard Charger and Extension to Three-Phase Modular Topologies 
 The size and weight of power electronic systems can be reduced with the increase of the 
switching frequency. Thus, a MHz integrated onboard charger can be a future work to advance 
this technology not only with the utilization of the GaN device, but also substantially increasing 
the switching frequency. However, increasing the switching frequency will bring many new 
challenges, for instance the AC-DC PFC rectifier needs to be operated at the critical conduction 
mode. Additional challenges will need to be considered in DC-DC stage. 
 Furthermore, the magnetic design will be very challenging at MHz operation frequency. 
The parasitic capacitances will also play a more critical appearance in MHz operation and 
different techniques need to be proposed to reduce such capacitances. Moreover, the EMI 
burden at the MHz operation will substantiate the design of EMI stage, particularly for a single-
phase system. Furthermore, initially this research had the objective of designing a three-phase 
GaN based integrated OBC; however, due to the various unexpected challenges, it could only 
investigate the design complexities for a single-phase GaN integrated OBC. Therefore, a 
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